Clock column buffers
Tile RCLK_INT
Cells: 4
Switchbox RCLK_INT
| Destination | Source | Kind |
|---|---|---|
| NW.IMUX_RCLK[0] | NW.TIE_1 | mux |
| NW.INODE_RCLK[1] | mux | |
| NW.INODE_RCLK[8] | mux | |
| NW.INODE_RCLK[10] | mux | |
| NW.INODE_RCLK[14] | mux | |
| NW.INODE_RCLK[21] | mux | |
| NW.INODE_RCLK[23] | mux | |
| NW.IMUX_RCLK[1] | NW.TIE_1 | mux |
| NW.INODE_RCLK[1] | mux | |
| NW.INODE_RCLK[8] | mux | |
| NW.INODE_RCLK[10] | mux | |
| NW.INODE_RCLK[14] | mux | |
| NW.INODE_RCLK[21] | mux | |
| NW.INODE_RCLK[23] | mux | |
| NW.IMUX_RCLK[2] | NW.TIE_1 | mux |
| NW.INODE_RCLK[1] | mux | |
| NW.INODE_RCLK[8] | mux | |
| NW.INODE_RCLK[10] | mux | |
| NW.INODE_RCLK[14] | mux | |
| NW.INODE_RCLK[21] | mux | |
| NW.INODE_RCLK[23] | mux | |
| NW.IMUX_RCLK[3] | NW.TIE_1 | mux |
| NW.INODE_RCLK[1] | mux | |
| NW.INODE_RCLK[8] | mux | |
| NW.INODE_RCLK[10] | mux | |
| NW.INODE_RCLK[14] | mux | |
| NW.INODE_RCLK[21] | mux | |
| NW.INODE_RCLK[23] | mux | |
| NW.IMUX_RCLK[4] | NW.TIE_1 | mux |
| NW.INODE_RCLK[1] | mux | |
| NW.INODE_RCLK[8] | mux | |
| NW.INODE_RCLK[10] | mux | |
| NW.INODE_RCLK[14] | mux | |
| NW.INODE_RCLK[21] | mux | |
| NW.INODE_RCLK[23] | mux | |
| NW.IMUX_RCLK[5] | NW.TIE_1 | mux |
| NW.INODE_RCLK[1] | mux | |
| NW.INODE_RCLK[8] | mux | |
| NW.INODE_RCLK[10] | mux | |
| NW.INODE_RCLK[14] | mux | |
| NW.INODE_RCLK[21] | mux | |
| NW.INODE_RCLK[23] | mux | |
| NW.IMUX_RCLK[6] | NW.TIE_1 | mux |
| NW.INODE_RCLK[3] | mux | |
| NW.INODE_RCLK[5] | mux | |
| NW.INODE_RCLK[7] | mux | |
| NW.INODE_RCLK[12] | mux | |
| NW.INODE_RCLK[16] | mux | |
| NW.INODE_RCLK[18] | mux | |
| NW.IMUX_RCLK[7] | NW.TIE_1 | mux |
| NW.INODE_RCLK[3] | mux | |
| NW.INODE_RCLK[5] | mux | |
| NW.INODE_RCLK[7] | mux | |
| NW.INODE_RCLK[12] | mux | |
| NW.INODE_RCLK[16] | mux | |
| NW.INODE_RCLK[18] | mux | |
| NW.IMUX_RCLK[8] | NW.TIE_1 | mux |
| NW.INODE_RCLK[3] | mux | |
| NW.INODE_RCLK[5] | mux | |
| NW.INODE_RCLK[7] | mux | |
| NW.INODE_RCLK[12] | mux | |
| NW.INODE_RCLK[16] | mux | |
| NW.INODE_RCLK[18] | mux | |
| NW.IMUX_RCLK[9] | NW.TIE_1 | mux |
| NW.INODE_RCLK[3] | mux | |
| NW.INODE_RCLK[5] | mux | |
| NW.INODE_RCLK[7] | mux | |
| NW.INODE_RCLK[12] | mux | |
| NW.INODE_RCLK[16] | mux | |
| NW.INODE_RCLK[18] | mux | |
| NW.IMUX_RCLK[10] | NW.TIE_1 | mux |
| NW.INODE_RCLK[3] | mux | |
| NW.INODE_RCLK[5] | mux | |
| NW.INODE_RCLK[7] | mux | |
| NW.INODE_RCLK[12] | mux | |
| NW.INODE_RCLK[16] | mux | |
| NW.INODE_RCLK[18] | mux | |
| NW.IMUX_RCLK[11] | NW.TIE_1 | mux |
| NW.INODE_RCLK[3] | mux | |
| NW.INODE_RCLK[5] | mux | |
| NW.INODE_RCLK[7] | mux | |
| NW.INODE_RCLK[12] | mux | |
| NW.INODE_RCLK[16] | mux | |
| NW.INODE_RCLK[18] | mux | |
| NW.IMUX_RCLK[12] | NW.TIE_1 | mux |
| NW.INODE_RCLK[0] | mux | |
| NW.INODE_RCLK[4] | mux | |
| NW.INODE_RCLK[6] | mux | |
| NW.INODE_RCLK[15] | mux | |
| NW.INODE_RCLK[17] | mux | |
| NW.INODE_RCLK[19] | mux | |
| NW.IMUX_RCLK[13] | NW.TIE_1 | mux |
| NW.INODE_RCLK[0] | mux | |
| NW.INODE_RCLK[4] | mux | |
| NW.INODE_RCLK[6] | mux | |
| NW.INODE_RCLK[15] | mux | |
| NW.INODE_RCLK[17] | mux | |
| NW.INODE_RCLK[19] | mux | |
| NW.IMUX_RCLK[14] | NW.TIE_1 | mux |
| NW.INODE_RCLK[0] | mux | |
| NW.INODE_RCLK[4] | mux | |
| NW.INODE_RCLK[6] | mux | |
| NW.INODE_RCLK[15] | mux | |
| NW.INODE_RCLK[17] | mux | |
| NW.INODE_RCLK[19] | mux | |
| NW.IMUX_RCLK[15] | NW.TIE_1 | mux |
| NW.INODE_RCLK[0] | mux | |
| NW.INODE_RCLK[4] | mux | |
| NW.INODE_RCLK[6] | mux | |
| NW.INODE_RCLK[15] | mux | |
| NW.INODE_RCLK[17] | mux | |
| NW.INODE_RCLK[19] | mux | |
| NW.IMUX_RCLK[16] | NW.TIE_1 | mux |
| NW.INODE_RCLK[0] | mux | |
| NW.INODE_RCLK[4] | mux | |
| NW.INODE_RCLK[6] | mux | |
| NW.INODE_RCLK[15] | mux | |
| NW.INODE_RCLK[17] | mux | |
| NW.INODE_RCLK[19] | mux | |
| NW.IMUX_RCLK[17] | NW.TIE_1 | mux |
| NW.INODE_RCLK[0] | mux | |
| NW.INODE_RCLK[4] | mux | |
| NW.INODE_RCLK[6] | mux | |
| NW.INODE_RCLK[15] | mux | |
| NW.INODE_RCLK[17] | mux | |
| NW.INODE_RCLK[19] | mux | |
| NW.IMUX_RCLK[18] | NW.TIE_1 | mux |
| NW.INODE_RCLK[2] | mux | |
| NW.INODE_RCLK[9] | mux | |
| NW.INODE_RCLK[11] | mux | |
| NW.INODE_RCLK[13] | mux | |
| NW.INODE_RCLK[20] | mux | |
| NW.INODE_RCLK[22] | mux | |
| NW.IMUX_RCLK[19] | NW.TIE_1 | mux |
| NW.INODE_RCLK[2] | mux | |
| NW.INODE_RCLK[9] | mux | |
| NW.INODE_RCLK[11] | mux | |
| NW.INODE_RCLK[13] | mux | |
| NW.INODE_RCLK[20] | mux | |
| NW.INODE_RCLK[22] | mux | |
| NW.IMUX_RCLK[20] | NW.TIE_1 | mux |
| NW.INODE_RCLK[2] | mux | |
| NW.INODE_RCLK[9] | mux | |
| NW.INODE_RCLK[11] | mux | |
| NW.INODE_RCLK[13] | mux | |
| NW.INODE_RCLK[20] | mux | |
| NW.INODE_RCLK[22] | mux | |
| NW.IMUX_RCLK[21] | NW.TIE_1 | mux |
| NW.INODE_RCLK[2] | mux | |
| NW.INODE_RCLK[9] | mux | |
| NW.INODE_RCLK[11] | mux | |
| NW.INODE_RCLK[13] | mux | |
| NW.INODE_RCLK[20] | mux | |
| NW.INODE_RCLK[22] | mux | |
| NW.IMUX_RCLK[22] | NW.TIE_1 | mux |
| NW.INODE_RCLK[2] | mux | |
| NW.INODE_RCLK[9] | mux | |
| NW.INODE_RCLK[11] | mux | |
| NW.INODE_RCLK[13] | mux | |
| NW.INODE_RCLK[20] | mux | |
| NW.INODE_RCLK[22] | mux | |
| NW.IMUX_RCLK[23] | NW.TIE_1 | mux |
| NW.INODE_RCLK[2] | mux | |
| NW.INODE_RCLK[9] | mux | |
| NW.INODE_RCLK[11] | mux | |
| NW.INODE_RCLK[13] | mux | |
| NW.INODE_RCLK[20] | mux | |
| NW.INODE_RCLK[22] | mux | |
| NW.INODE_RCLK[0] | NW.X1_S0[0] | mux |
| NW.X1_S0[3] | mux | |
| NW.X1_S0[6] | mux | |
| NW.X2_S0[4] | mux | |
| NW.X2_S1[1] | mux | |
| NW.X2_S1[7] | mux | |
| NW.INODE_RCLK[1] | NW.X1_S0[0] | mux |
| NW.X1_S0[3] | mux | |
| NW.X1_S0[6] | mux | |
| NW.X2_S0[4] | mux | |
| NW.X2_S1[1] | mux | |
| NW.X2_S1[7] | mux | |
| NW.INODE_RCLK[2] | NW.X1_S0[0] | mux |
| NW.X1_S0[3] | mux | |
| NW.X1_S0[6] | mux | |
| NW.X2_S0[4] | mux | |
| NW.X2_S1[1] | mux | |
| NW.X2_S1[7] | mux | |
| NW.INODE_RCLK[3] | NW.X1_S0[0] | mux |
| NW.X1_S0[3] | mux | |
| NW.X1_S0[6] | mux | |
| NW.X2_S0[4] | mux | |
| NW.X2_S1[1] | mux | |
| NW.X2_S1[7] | mux | |
| NW.INODE_RCLK[4] | NW.X1_S0[0] | mux |
| NW.X1_S0[2] | mux | |
| NW.X1_S0[5] | mux | |
| NW.X2_S0[0] | mux | |
| NW.X2_S0[7] | mux | |
| NW.X2_S1[3] | mux | |
| NW.INODE_RCLK[5] | NW.X1_S0[1] | mux |
| NW.X1_S0[2] | mux | |
| NW.X1_S0[5] | mux | |
| NW.X2_S0[0] | mux | |
| NW.X2_S0[7] | mux | |
| NW.X2_S1[3] | mux | |
| NW.INODE_RCLK[6] | NW.X1_S0[1] | mux |
| NW.X1_S0[4] | mux | |
| NW.X1_S0[7] | mux | |
| NW.X2_S0[0] | mux | |
| NW.X2_S0[2] | mux | |
| NW.X2_S1[5] | mux | |
| NW.INODE_RCLK[7] | NW.X1_S0[1] | mux |
| NW.X1_S0[4] | mux | |
| NW.X1_S0[7] | mux | |
| NW.X2_S0[2] | mux | |
| NW.X2_S0[4] | mux | |
| NW.X2_S1[5] | mux | |
| NW.INODE_RCLK[8] | NW.X1_S0[1] | mux |
| NW.X1_S0[4] | mux | |
| NW.X1_S0[7] | mux | |
| NW.X2_S0[2] | mux | |
| NW.X2_S0[4] | mux | |
| NW.X2_S1[5] | mux | |
| NW.INODE_RCLK[9] | NW.X1_S0[1] | mux |
| NW.X1_S0[4] | mux | |
| NW.X1_S0[7] | mux | |
| NW.X2_S0[0] | mux | |
| NW.X2_S0[2] | mux | |
| NW.X2_S1[5] | mux | |
| NW.INODE_RCLK[10] | NW.X1_S0[1] | mux |
| NW.X1_S0[2] | mux | |
| NW.X1_S0[5] | mux | |
| NW.X2_S0[0] | mux | |
| NW.X2_S0[7] | mux | |
| NW.X2_S1[3] | mux | |
| NW.INODE_RCLK[11] | NW.X1_S0[0] | mux |
| NW.X1_S0[2] | mux | |
| NW.X1_S0[5] | mux | |
| NW.X2_S0[0] | mux | |
| NW.X2_S0[7] | mux | |
| NW.X2_S1[3] | mux | |
| NW.INODE_RCLK[12] | NW.X1_N1[0] | mux |
| NW.X1_N1[3] | mux | |
| NW.X1_N1[6] | mux | |
| NW.X2_N1[4] | mux | |
| NW.X2_N2[1] | mux | |
| NW.X2_N2[7] | mux | |
| NW.INODE_RCLK[13] | NW.X1_N1[0] | mux |
| NW.X1_N1[3] | mux | |
| NW.X1_N1[6] | mux | |
| NW.X2_N1[4] | mux | |
| NW.X2_N2[1] | mux | |
| NW.X2_N2[7] | mux | |
| NW.INODE_RCLK[14] | NW.X1_N1[0] | mux |
| NW.X1_N1[3] | mux | |
| NW.X1_N1[6] | mux | |
| NW.X2_N1[4] | mux | |
| NW.X2_N2[1] | mux | |
| NW.X2_N2[7] | mux | |
| NW.INODE_RCLK[15] | NW.X1_N1[0] | mux |
| NW.X1_N1[3] | mux | |
| NW.X1_N1[6] | mux | |
| NW.X2_N1[4] | mux | |
| NW.X2_N2[1] | mux | |
| NW.X2_N2[7] | mux | |
| NW.INODE_RCLK[16] | NW.X1_N1[0] | mux |
| NW.X1_N1[2] | mux | |
| NW.X1_N1[5] | mux | |
| NW.X2_N1[0] | mux | |
| NW.X2_N1[7] | mux | |
| NW.X2_N2[3] | mux | |
| NW.INODE_RCLK[17] | NW.X1_N1[1] | mux |
| NW.X1_N1[2] | mux | |
| NW.X1_N1[5] | mux | |
| NW.X2_N1[0] | mux | |
| NW.X2_N1[7] | mux | |
| NW.X2_N2[3] | mux | |
| NW.INODE_RCLK[18] | NW.X1_N1[1] | mux |
| NW.X1_N1[4] | mux | |
| NW.X1_N1[7] | mux | |
| NW.X2_N1[0] | mux | |
| NW.X2_N1[2] | mux | |
| NW.X2_N2[5] | mux | |
| NW.INODE_RCLK[19] | NW.X1_N1[1] | mux |
| NW.X1_N1[3] | mux | |
| NW.X1_N1[4] | mux | |
| NW.X1_N1[7] | mux | |
| NW.X2_N1[2] | mux | |
| NW.X2_N2[5] | mux | |
| NW.INODE_RCLK[20] | NW.X1_N1[1] | mux |
| NW.X1_N1[3] | mux | |
| NW.X1_N1[4] | mux | |
| NW.X1_N1[7] | mux | |
| NW.X2_N1[2] | mux | |
| NW.X2_N2[5] | mux | |
| NW.INODE_RCLK[21] | NW.X1_N1[1] | mux |
| NW.X1_N1[4] | mux | |
| NW.X1_N1[7] | mux | |
| NW.X2_N1[0] | mux | |
| NW.X2_N1[2] | mux | |
| NW.X2_N2[5] | mux | |
| NW.INODE_RCLK[22] | NW.X1_N1[1] | mux |
| NW.X1_N1[2] | mux | |
| NW.X1_N1[5] | mux | |
| NW.X2_N1[0] | mux | |
| NW.X2_N1[7] | mux | |
| NW.X2_N2[3] | mux | |
| NW.INODE_RCLK[23] | NW.X1_N1[0] | mux |
| NW.X1_N1[2] | mux | |
| NW.X1_N1[5] | mux | |
| NW.X2_N1[0] | mux | |
| NW.X2_N1[7] | mux | |
| NW.X2_N2[3] | mux | |
| NE.IMUX_RCLK[0] | NW.TIE_1 | mux |
| NE.INODE_RCLK[1] | mux | |
| NE.INODE_RCLK[8] | mux | |
| NE.INODE_RCLK[10] | mux | |
| NE.INODE_RCLK[14] | mux | |
| NE.INODE_RCLK[21] | mux | |
| NE.INODE_RCLK[23] | mux | |
| NE.IMUX_RCLK[1] | NW.TIE_1 | mux |
| NE.INODE_RCLK[1] | mux | |
| NE.INODE_RCLK[8] | mux | |
| NE.INODE_RCLK[10] | mux | |
| NE.INODE_RCLK[14] | mux | |
| NE.INODE_RCLK[21] | mux | |
| NE.INODE_RCLK[23] | mux | |
| NE.IMUX_RCLK[2] | NW.TIE_1 | mux |
| NE.INODE_RCLK[1] | mux | |
| NE.INODE_RCLK[8] | mux | |
| NE.INODE_RCLK[10] | mux | |
| NE.INODE_RCLK[14] | mux | |
| NE.INODE_RCLK[21] | mux | |
| NE.INODE_RCLK[23] | mux | |
| NE.IMUX_RCLK[3] | NW.TIE_1 | mux |
| NE.INODE_RCLK[1] | mux | |
| NE.INODE_RCLK[8] | mux | |
| NE.INODE_RCLK[10] | mux | |
| NE.INODE_RCLK[14] | mux | |
| NE.INODE_RCLK[21] | mux | |
| NE.INODE_RCLK[23] | mux | |
| NE.IMUX_RCLK[4] | NW.TIE_1 | mux |
| NE.INODE_RCLK[1] | mux | |
| NE.INODE_RCLK[8] | mux | |
| NE.INODE_RCLK[10] | mux | |
| NE.INODE_RCLK[14] | mux | |
| NE.INODE_RCLK[21] | mux | |
| NE.INODE_RCLK[23] | mux | |
| NE.IMUX_RCLK[5] | NW.TIE_1 | mux |
| NE.INODE_RCLK[1] | mux | |
| NE.INODE_RCLK[8] | mux | |
| NE.INODE_RCLK[10] | mux | |
| NE.INODE_RCLK[14] | mux | |
| NE.INODE_RCLK[21] | mux | |
| NE.INODE_RCLK[23] | mux | |
| NE.IMUX_RCLK[6] | NW.TIE_1 | mux |
| NE.INODE_RCLK[3] | mux | |
| NE.INODE_RCLK[5] | mux | |
| NE.INODE_RCLK[7] | mux | |
| NE.INODE_RCLK[12] | mux | |
| NE.INODE_RCLK[16] | mux | |
| NE.INODE_RCLK[18] | mux | |
| NE.IMUX_RCLK[7] | NW.TIE_1 | mux |
| NE.INODE_RCLK[3] | mux | |
| NE.INODE_RCLK[5] | mux | |
| NE.INODE_RCLK[7] | mux | |
| NE.INODE_RCLK[12] | mux | |
| NE.INODE_RCLK[16] | mux | |
| NE.INODE_RCLK[18] | mux | |
| NE.IMUX_RCLK[8] | NW.TIE_1 | mux |
| NE.INODE_RCLK[3] | mux | |
| NE.INODE_RCLK[5] | mux | |
| NE.INODE_RCLK[7] | mux | |
| NE.INODE_RCLK[12] | mux | |
| NE.INODE_RCLK[16] | mux | |
| NE.INODE_RCLK[18] | mux | |
| NE.IMUX_RCLK[9] | NW.TIE_1 | mux |
| NE.INODE_RCLK[3] | mux | |
| NE.INODE_RCLK[5] | mux | |
| NE.INODE_RCLK[7] | mux | |
| NE.INODE_RCLK[12] | mux | |
| NE.INODE_RCLK[16] | mux | |
| NE.INODE_RCLK[18] | mux | |
| NE.IMUX_RCLK[10] | NW.TIE_1 | mux |
| NE.INODE_RCLK[3] | mux | |
| NE.INODE_RCLK[5] | mux | |
| NE.INODE_RCLK[7] | mux | |
| NE.INODE_RCLK[12] | mux | |
| NE.INODE_RCLK[16] | mux | |
| NE.INODE_RCLK[18] | mux | |
| NE.IMUX_RCLK[11] | NW.TIE_1 | mux |
| NE.INODE_RCLK[3] | mux | |
| NE.INODE_RCLK[5] | mux | |
| NE.INODE_RCLK[7] | mux | |
| NE.INODE_RCLK[12] | mux | |
| NE.INODE_RCLK[16] | mux | |
| NE.INODE_RCLK[18] | mux | |
| NE.IMUX_RCLK[12] | NW.TIE_1 | mux |
| NE.INODE_RCLK[0] | mux | |
| NE.INODE_RCLK[4] | mux | |
| NE.INODE_RCLK[6] | mux | |
| NE.INODE_RCLK[15] | mux | |
| NE.INODE_RCLK[17] | mux | |
| NE.INODE_RCLK[19] | mux | |
| NE.IMUX_RCLK[13] | NW.TIE_1 | mux |
| NE.INODE_RCLK[0] | mux | |
| NE.INODE_RCLK[4] | mux | |
| NE.INODE_RCLK[6] | mux | |
| NE.INODE_RCLK[15] | mux | |
| NE.INODE_RCLK[17] | mux | |
| NE.INODE_RCLK[19] | mux | |
| NE.IMUX_RCLK[14] | NW.TIE_1 | mux |
| NE.INODE_RCLK[0] | mux | |
| NE.INODE_RCLK[4] | mux | |
| NE.INODE_RCLK[6] | mux | |
| NE.INODE_RCLK[15] | mux | |
| NE.INODE_RCLK[17] | mux | |
| NE.INODE_RCLK[19] | mux | |
| NE.IMUX_RCLK[15] | NW.TIE_1 | mux |
| NE.INODE_RCLK[0] | mux | |
| NE.INODE_RCLK[4] | mux | |
| NE.INODE_RCLK[6] | mux | |
| NE.INODE_RCLK[15] | mux | |
| NE.INODE_RCLK[17] | mux | |
| NE.INODE_RCLK[19] | mux | |
| NE.IMUX_RCLK[16] | NW.TIE_1 | mux |
| NE.INODE_RCLK[0] | mux | |
| NE.INODE_RCLK[4] | mux | |
| NE.INODE_RCLK[6] | mux | |
| NE.INODE_RCLK[15] | mux | |
| NE.INODE_RCLK[17] | mux | |
| NE.INODE_RCLK[19] | mux | |
| NE.IMUX_RCLK[17] | NW.TIE_1 | mux |
| NE.INODE_RCLK[0] | mux | |
| NE.INODE_RCLK[4] | mux | |
| NE.INODE_RCLK[6] | mux | |
| NE.INODE_RCLK[15] | mux | |
| NE.INODE_RCLK[17] | mux | |
| NE.INODE_RCLK[19] | mux | |
| NE.IMUX_RCLK[18] | NW.TIE_1 | mux |
| NE.INODE_RCLK[2] | mux | |
| NE.INODE_RCLK[9] | mux | |
| NE.INODE_RCLK[11] | mux | |
| NE.INODE_RCLK[13] | mux | |
| NE.INODE_RCLK[20] | mux | |
| NE.INODE_RCLK[22] | mux | |
| NE.IMUX_RCLK[19] | NW.TIE_1 | mux |
| NE.INODE_RCLK[2] | mux | |
| NE.INODE_RCLK[9] | mux | |
| NE.INODE_RCLK[11] | mux | |
| NE.INODE_RCLK[13] | mux | |
| NE.INODE_RCLK[20] | mux | |
| NE.INODE_RCLK[22] | mux | |
| NE.IMUX_RCLK[20] | NW.TIE_1 | mux |
| NE.INODE_RCLK[2] | mux | |
| NE.INODE_RCLK[9] | mux | |
| NE.INODE_RCLK[11] | mux | |
| NE.INODE_RCLK[13] | mux | |
| NE.INODE_RCLK[20] | mux | |
| NE.INODE_RCLK[22] | mux | |
| NE.IMUX_RCLK[21] | NW.TIE_1 | mux |
| NE.INODE_RCLK[2] | mux | |
| NE.INODE_RCLK[9] | mux | |
| NE.INODE_RCLK[11] | mux | |
| NE.INODE_RCLK[13] | mux | |
| NE.INODE_RCLK[20] | mux | |
| NE.INODE_RCLK[22] | mux | |
| NE.IMUX_RCLK[22] | NW.TIE_1 | mux |
| NE.INODE_RCLK[2] | mux | |
| NE.INODE_RCLK[9] | mux | |
| NE.INODE_RCLK[11] | mux | |
| NE.INODE_RCLK[13] | mux | |
| NE.INODE_RCLK[20] | mux | |
| NE.INODE_RCLK[22] | mux | |
| NE.IMUX_RCLK[23] | NW.TIE_1 | mux |
| NE.INODE_RCLK[2] | mux | |
| NE.INODE_RCLK[9] | mux | |
| NE.INODE_RCLK[11] | mux | |
| NE.INODE_RCLK[13] | mux | |
| NE.INODE_RCLK[20] | mux | |
| NE.INODE_RCLK[22] | mux | |
| NE.INODE_RCLK[0] | NE.X1_S0[0] | mux |
| NE.X1_S0[3] | mux | |
| NE.X1_S0[6] | mux | |
| NE.X2_S0[4] | mux | |
| NE.X2_S1[1] | mux | |
| NE.X2_S1[7] | mux | |
| NE.INODE_RCLK[1] | NE.X1_S0[0] | mux |
| NE.X1_S0[3] | mux | |
| NE.X1_S0[6] | mux | |
| NE.X2_S0[4] | mux | |
| NE.X2_S1[1] | mux | |
| NE.X2_S1[7] | mux | |
| NE.INODE_RCLK[2] | NE.X1_S0[0] | mux |
| NE.X1_S0[3] | mux | |
| NE.X1_S0[6] | mux | |
| NE.X2_S0[4] | mux | |
| NE.X2_S1[1] | mux | |
| NE.X2_S1[7] | mux | |
| NE.INODE_RCLK[3] | NE.X1_S0[0] | mux |
| NE.X1_S0[3] | mux | |
| NE.X1_S0[6] | mux | |
| NE.X2_S0[4] | mux | |
| NE.X2_S1[1] | mux | |
| NE.X2_S1[7] | mux | |
| NE.INODE_RCLK[4] | NE.X1_S0[0] | mux |
| NE.X1_S0[2] | mux | |
| NE.X1_S0[5] | mux | |
| NE.X2_S0[0] | mux | |
| NE.X2_S0[6] | mux | |
| NE.X2_S1[3] | mux | |
| NE.INODE_RCLK[5] | NE.X1_S0[1] | mux |
| NE.X1_S0[2] | mux | |
| NE.X1_S0[5] | mux | |
| NE.X2_S0[0] | mux | |
| NE.X2_S0[6] | mux | |
| NE.X2_S1[3] | mux | |
| NE.INODE_RCLK[6] | NE.X1_S0[1] | mux |
| NE.X1_S0[4] | mux | |
| NE.X1_S0[7] | mux | |
| NE.X2_S0[0] | mux | |
| NE.X2_S0[2] | mux | |
| NE.X2_S1[5] | mux | |
| NE.INODE_RCLK[7] | NE.X1_S0[1] | mux |
| NE.X1_S0[4] | mux | |
| NE.X1_S0[7] | mux | |
| NE.X2_S0[2] | mux | |
| NE.X2_S0[4] | mux | |
| NE.X2_S1[5] | mux | |
| NE.INODE_RCLK[8] | NE.X1_S0[1] | mux |
| NE.X1_S0[4] | mux | |
| NE.X1_S0[7] | mux | |
| NE.X2_S0[2] | mux | |
| NE.X2_S0[4] | mux | |
| NE.X2_S1[5] | mux | |
| NE.INODE_RCLK[9] | NE.X1_S0[1] | mux |
| NE.X1_S0[4] | mux | |
| NE.X1_S0[7] | mux | |
| NE.X2_S0[0] | mux | |
| NE.X2_S0[2] | mux | |
| NE.X2_S1[5] | mux | |
| NE.INODE_RCLK[10] | NE.X1_S0[1] | mux |
| NE.X1_S0[2] | mux | |
| NE.X1_S0[5] | mux | |
| NE.X2_S0[0] | mux | |
| NE.X2_S0[6] | mux | |
| NE.X2_S1[3] | mux | |
| NE.INODE_RCLK[11] | NE.X1_S0[0] | mux |
| NE.X1_S0[2] | mux | |
| NE.X1_S0[5] | mux | |
| NE.X2_S0[0] | mux | |
| NE.X2_S0[6] | mux | |
| NE.X2_S1[3] | mux | |
| NE.INODE_RCLK[12] | NE.X1_N1[0] | mux |
| NE.X1_N1[3] | mux | |
| NE.X1_N1[6] | mux | |
| NE.X2_N1[4] | mux | |
| NE.X2_N2[1] | mux | |
| NE.X2_N2[7] | mux | |
| NE.INODE_RCLK[13] | NE.X1_N1[0] | mux |
| NE.X1_N1[3] | mux | |
| NE.X1_N1[6] | mux | |
| NE.X2_N1[4] | mux | |
| NE.X2_N2[1] | mux | |
| NE.X2_N2[7] | mux | |
| NE.INODE_RCLK[14] | NE.X1_N1[0] | mux |
| NE.X1_N1[3] | mux | |
| NE.X1_N1[6] | mux | |
| NE.X2_N1[4] | mux | |
| NE.X2_N2[1] | mux | |
| NE.X2_N2[7] | mux | |
| NE.INODE_RCLK[15] | NE.X1_N1[0] | mux |
| NE.X1_N1[3] | mux | |
| NE.X1_N1[6] | mux | |
| NE.X2_N1[4] | mux | |
| NE.X2_N2[1] | mux | |
| NE.X2_N2[7] | mux | |
| NE.INODE_RCLK[16] | NE.X1_N1[0] | mux |
| NE.X1_N1[2] | mux | |
| NE.X1_N1[5] | mux | |
| NE.X2_N1[0] | mux | |
| NE.X2_N1[6] | mux | |
| NE.X2_N2[3] | mux | |
| NE.INODE_RCLK[17] | NE.X1_N1[1] | mux |
| NE.X1_N1[2] | mux | |
| NE.X1_N1[5] | mux | |
| NE.X2_N1[0] | mux | |
| NE.X2_N1[6] | mux | |
| NE.X2_N2[3] | mux | |
| NE.INODE_RCLK[18] | NE.X1_N1[1] | mux |
| NE.X1_N1[4] | mux | |
| NE.X1_N1[7] | mux | |
| NE.X2_N1[0] | mux | |
| NE.X2_N1[2] | mux | |
| NE.X2_N2[5] | mux | |
| NE.INODE_RCLK[19] | NE.X1_N1[1] | mux |
| NE.X1_N1[3] | mux | |
| NE.X1_N1[4] | mux | |
| NE.X1_N1[7] | mux | |
| NE.X2_N1[2] | mux | |
| NE.X2_N2[5] | mux | |
| NE.INODE_RCLK[20] | NE.X1_N1[1] | mux |
| NE.X1_N1[3] | mux | |
| NE.X1_N1[4] | mux | |
| NE.X1_N1[7] | mux | |
| NE.X2_N1[2] | mux | |
| NE.X2_N2[5] | mux | |
| NE.INODE_RCLK[21] | NE.X1_N1[1] | mux |
| NE.X1_N1[4] | mux | |
| NE.X1_N1[7] | mux | |
| NE.X2_N1[0] | mux | |
| NE.X2_N1[2] | mux | |
| NE.X2_N2[5] | mux | |
| NE.INODE_RCLK[22] | NE.X1_N1[1] | mux |
| NE.X1_N1[2] | mux | |
| NE.X1_N1[5] | mux | |
| NE.X2_N1[0] | mux | |
| NE.X2_N1[6] | mux | |
| NE.X2_N2[3] | mux | |
| NE.INODE_RCLK[23] | NE.X1_N1[0] | mux |
| NE.X1_N1[2] | mux | |
| NE.X1_N1[5] | mux | |
| NE.X2_N1[0] | mux | |
| NE.X2_N1[6] | mux | |
| NE.X2_N2[3] | mux |
Bel BUFCE_LEAF_X16_S
| Pin | Direction | Wires |
|---|---|---|
| CE_INT0 | input | NW.IMUX_RCLK[12] |
| CE_INT1 | input | NE.IMUX_RCLK[12] |
| CE_INT10 | input | NW.IMUX_RCLK[19] |
| CE_INT11 | input | NE.IMUX_RCLK[19] |
| CE_INT12 | input | NW.IMUX_RCLK[15] |
| CE_INT13 | input | NE.IMUX_RCLK[15] |
| CE_INT14 | input | NW.IMUX_RCLK[20] |
| CE_INT15 | input | NE.IMUX_RCLK[20] |
| CE_INT2 | input | NW.IMUX_RCLK[18] |
| CE_INT3 | input | NE.IMUX_RCLK[18] |
| CE_INT4 | input | NW.IMUX_RCLK[13] |
| CE_INT5 | input | NE.IMUX_RCLK[13] |
| CE_INT6 | input | NW.IMUX_RCLK[14] |
| CE_INT7 | input | NE.IMUX_RCLK[10] |
| CE_INT8 | input | NE.IMUX_RCLK[14] |
| CE_INT9 | input | NW.IMUX_RCLK[10] |
| CLK_OUT0 | output | SW.GCLK[0] |
| CLK_OUT1 | output | SW.GCLK[2] |
| CLK_OUT10 | output | SW.GCLK[5] |
| CLK_OUT11 | output | SW.GCLK[7] |
| CLK_OUT12 | output | SW.GCLK[9] |
| CLK_OUT13 | output | SW.GCLK[11] |
| CLK_OUT14 | output | SW.GCLK[13] |
| CLK_OUT15 | output | SW.GCLK[15] |
| CLK_OUT2 | output | SW.GCLK[4] |
| CLK_OUT3 | output | SW.GCLK[6] |
| CLK_OUT4 | output | SW.GCLK[8] |
| CLK_OUT5 | output | SW.GCLK[10] |
| CLK_OUT6 | output | SW.GCLK[12] |
| CLK_OUT7 | output | SW.GCLK[14] |
| CLK_OUT8 | output | SW.GCLK[1] |
| CLK_OUT9 | output | SW.GCLK[3] |
Bel BUFCE_LEAF_X16_N
| Pin | Direction | Wires |
|---|---|---|
| CE_INT0 | input | NE.IMUX_RCLK[21] |
| CE_INT1 | input | NW.IMUX_RCLK[21] |
| CE_INT10 | input | NE.IMUX_RCLK[16] |
| CE_INT11 | input | NW.IMUX_RCLK[11] |
| CE_INT12 | input | NE.IMUX_RCLK[23] |
| CE_INT13 | input | NW.IMUX_RCLK[5] |
| CE_INT14 | input | NE.IMUX_RCLK[17] |
| CE_INT15 | input | NW.IMUX_RCLK[17] |
| CE_INT2 | input | NE.IMUX_RCLK[11] |
| CE_INT3 | input | NW.IMUX_RCLK[16] |
| CE_INT4 | input | NE.IMUX_RCLK[4] |
| CE_INT5 | input | NW.IMUX_RCLK[22] |
| CE_INT6 | input | NE.IMUX_RCLK[5] |
| CE_INT7 | input | NW.IMUX_RCLK[23] |
| CE_INT8 | input | NW.IMUX_RCLK[4] |
| CE_INT9 | input | NE.IMUX_RCLK[22] |
| CLK_OUT0 | output | NW.GCLK[0] |
| CLK_OUT1 | output | NW.GCLK[2] |
| CLK_OUT10 | output | NW.GCLK[5] |
| CLK_OUT11 | output | NW.GCLK[7] |
| CLK_OUT12 | output | NW.GCLK[9] |
| CLK_OUT13 | output | NW.GCLK[11] |
| CLK_OUT14 | output | NW.GCLK[13] |
| CLK_OUT15 | output | NW.GCLK[15] |
| CLK_OUT2 | output | NW.GCLK[4] |
| CLK_OUT3 | output | NW.GCLK[6] |
| CLK_OUT4 | output | NW.GCLK[8] |
| CLK_OUT5 | output | NW.GCLK[10] |
| CLK_OUT6 | output | NW.GCLK[12] |
| CLK_OUT7 | output | NW.GCLK[14] |
| CLK_OUT8 | output | NW.GCLK[1] |
| CLK_OUT9 | output | NW.GCLK[3] |
Bel RCLK_INT_CLK
| Pin | Direction | Wires |
|---|
Bel wires
| Wire | Pins |
|---|---|
| NW.GCLK[0] | BUFCE_LEAF_X16_N.CLK_OUT0 |
| NW.GCLK[1] | BUFCE_LEAF_X16_N.CLK_OUT8 |
| NW.GCLK[2] | BUFCE_LEAF_X16_N.CLK_OUT1 |
| NW.GCLK[3] | BUFCE_LEAF_X16_N.CLK_OUT9 |
| NW.GCLK[4] | BUFCE_LEAF_X16_N.CLK_OUT2 |
| NW.GCLK[5] | BUFCE_LEAF_X16_N.CLK_OUT10 |
| NW.GCLK[6] | BUFCE_LEAF_X16_N.CLK_OUT3 |
| NW.GCLK[7] | BUFCE_LEAF_X16_N.CLK_OUT11 |
| NW.GCLK[8] | BUFCE_LEAF_X16_N.CLK_OUT4 |
| NW.GCLK[9] | BUFCE_LEAF_X16_N.CLK_OUT12 |
| NW.GCLK[10] | BUFCE_LEAF_X16_N.CLK_OUT5 |
| NW.GCLK[11] | BUFCE_LEAF_X16_N.CLK_OUT13 |
| NW.GCLK[12] | BUFCE_LEAF_X16_N.CLK_OUT6 |
| NW.GCLK[13] | BUFCE_LEAF_X16_N.CLK_OUT14 |
| NW.GCLK[14] | BUFCE_LEAF_X16_N.CLK_OUT7 |
| NW.GCLK[15] | BUFCE_LEAF_X16_N.CLK_OUT15 |
| NW.IMUX_RCLK[4] | BUFCE_LEAF_X16_N.CE_INT8 |
| NW.IMUX_RCLK[5] | BUFCE_LEAF_X16_N.CE_INT13 |
| NW.IMUX_RCLK[10] | BUFCE_LEAF_X16_S.CE_INT9 |
| NW.IMUX_RCLK[11] | BUFCE_LEAF_X16_N.CE_INT11 |
| NW.IMUX_RCLK[12] | BUFCE_LEAF_X16_S.CE_INT0 |
| NW.IMUX_RCLK[13] | BUFCE_LEAF_X16_S.CE_INT4 |
| NW.IMUX_RCLK[14] | BUFCE_LEAF_X16_S.CE_INT6 |
| NW.IMUX_RCLK[15] | BUFCE_LEAF_X16_S.CE_INT12 |
| NW.IMUX_RCLK[16] | BUFCE_LEAF_X16_N.CE_INT3 |
| NW.IMUX_RCLK[17] | BUFCE_LEAF_X16_N.CE_INT15 |
| NW.IMUX_RCLK[18] | BUFCE_LEAF_X16_S.CE_INT2 |
| NW.IMUX_RCLK[19] | BUFCE_LEAF_X16_S.CE_INT10 |
| NW.IMUX_RCLK[20] | BUFCE_LEAF_X16_S.CE_INT14 |
| NW.IMUX_RCLK[21] | BUFCE_LEAF_X16_N.CE_INT1 |
| NW.IMUX_RCLK[22] | BUFCE_LEAF_X16_N.CE_INT5 |
| NW.IMUX_RCLK[23] | BUFCE_LEAF_X16_N.CE_INT7 |
| NE.IMUX_RCLK[4] | BUFCE_LEAF_X16_N.CE_INT4 |
| NE.IMUX_RCLK[5] | BUFCE_LEAF_X16_N.CE_INT6 |
| NE.IMUX_RCLK[10] | BUFCE_LEAF_X16_S.CE_INT7 |
| NE.IMUX_RCLK[11] | BUFCE_LEAF_X16_N.CE_INT2 |
| NE.IMUX_RCLK[12] | BUFCE_LEAF_X16_S.CE_INT1 |
| NE.IMUX_RCLK[13] | BUFCE_LEAF_X16_S.CE_INT5 |
| NE.IMUX_RCLK[14] | BUFCE_LEAF_X16_S.CE_INT8 |
| NE.IMUX_RCLK[15] | BUFCE_LEAF_X16_S.CE_INT13 |
| NE.IMUX_RCLK[16] | BUFCE_LEAF_X16_N.CE_INT10 |
| NE.IMUX_RCLK[17] | BUFCE_LEAF_X16_N.CE_INT14 |
| NE.IMUX_RCLK[18] | BUFCE_LEAF_X16_S.CE_INT3 |
| NE.IMUX_RCLK[19] | BUFCE_LEAF_X16_S.CE_INT11 |
| NE.IMUX_RCLK[20] | BUFCE_LEAF_X16_S.CE_INT15 |
| NE.IMUX_RCLK[21] | BUFCE_LEAF_X16_N.CE_INT0 |
| NE.IMUX_RCLK[22] | BUFCE_LEAF_X16_N.CE_INT9 |
| NE.IMUX_RCLK[23] | BUFCE_LEAF_X16_N.CE_INT12 |
| SW.GCLK[0] | BUFCE_LEAF_X16_S.CLK_OUT0 |
| SW.GCLK[1] | BUFCE_LEAF_X16_S.CLK_OUT8 |
| SW.GCLK[2] | BUFCE_LEAF_X16_S.CLK_OUT1 |
| SW.GCLK[3] | BUFCE_LEAF_X16_S.CLK_OUT9 |
| SW.GCLK[4] | BUFCE_LEAF_X16_S.CLK_OUT2 |
| SW.GCLK[5] | BUFCE_LEAF_X16_S.CLK_OUT10 |
| SW.GCLK[6] | BUFCE_LEAF_X16_S.CLK_OUT3 |
| SW.GCLK[7] | BUFCE_LEAF_X16_S.CLK_OUT11 |
| SW.GCLK[8] | BUFCE_LEAF_X16_S.CLK_OUT4 |
| SW.GCLK[9] | BUFCE_LEAF_X16_S.CLK_OUT12 |
| SW.GCLK[10] | BUFCE_LEAF_X16_S.CLK_OUT5 |
| SW.GCLK[11] | BUFCE_LEAF_X16_S.CLK_OUT13 |
| SW.GCLK[12] | BUFCE_LEAF_X16_S.CLK_OUT6 |
| SW.GCLK[13] | BUFCE_LEAF_X16_S.CLK_OUT14 |
| SW.GCLK[14] | BUFCE_LEAF_X16_S.CLK_OUT7 |
| SW.GCLK[15] | BUFCE_LEAF_X16_S.CLK_OUT15 |