TODO: document
Cells: 2
IRIs: 0
virtex2 GCLKH bel GCLKH
Pin | Direction | Wires |
OUT_B0 | output | TCELL0:GCLK0 |
OUT_B1 | output | TCELL0:GCLK1 |
OUT_B2 | output | TCELL0:GCLK2 |
OUT_B3 | output | TCELL0:GCLK3 |
OUT_B4 | output | TCELL0:GCLK4 |
OUT_B5 | output | TCELL0:GCLK5 |
OUT_B6 | output | TCELL0:GCLK6 |
OUT_B7 | output | TCELL0:GCLK7 |
OUT_T0 | output | TCELL1:GCLK0 |
OUT_T1 | output | TCELL1:GCLK1 |
OUT_T2 | output | TCELL1:GCLK2 |
OUT_T3 | output | TCELL1:GCLK3 |
OUT_T4 | output | TCELL1:GCLK4 |
OUT_T5 | output | TCELL1:GCLK5 |
OUT_T6 | output | TCELL1:GCLK6 |
OUT_T7 | output | TCELL1:GCLK7 |
virtex2 GCLKH bel GLOBALSIG
Pin | Direction | Wires |
virtex2 GCLKH bel wires
Wire | Pins |
TCELL0:GCLK0 | GCLKH.OUT_B0 |
TCELL0:GCLK1 | GCLKH.OUT_B1 |
TCELL0:GCLK2 | GCLKH.OUT_B2 |
TCELL0:GCLK3 | GCLKH.OUT_B3 |
TCELL0:GCLK4 | GCLKH.OUT_B4 |
TCELL0:GCLK5 | GCLKH.OUT_B5 |
TCELL0:GCLK6 | GCLKH.OUT_B6 |
TCELL0:GCLK7 | GCLKH.OUT_B7 |
TCELL1:GCLK0 | GCLKH.OUT_T0 |
TCELL1:GCLK1 | GCLKH.OUT_T1 |
TCELL1:GCLK2 | GCLKH.OUT_T2 |
TCELL1:GCLK3 | GCLKH.OUT_T3 |
TCELL1:GCLK4 | GCLKH.OUT_T4 |
TCELL1:GCLK5 | GCLKH.OUT_T5 |
TCELL1:GCLK6 | GCLKH.OUT_T6 |
TCELL1:GCLK7 | GCLKH.OUT_T7 |
GCLKH:BUF.OUT_B0 |
0.3.0 |
GCLKH:BUF.OUT_B1 |
0.5.0 |
GCLKH:BUF.OUT_B2 |
0.7.0 |
GCLKH:BUF.OUT_B3 |
0.9.0 |
GCLKH:BUF.OUT_B4 |
0.11.0 |
GCLKH:BUF.OUT_B5 |
0.13.0 |
GCLKH:BUF.OUT_B6 |
0.15.0 |
GCLKH:BUF.OUT_B7 |
0.17.0 |
GCLKH:BUF.OUT_T0 |
0.0.0 |
GCLKH:BUF.OUT_T1 |
0.4.0 |
GCLKH:BUF.OUT_T2 |
0.6.0 |
GCLKH:BUF.OUT_T3 |
0.8.0 |
GCLKH:BUF.OUT_T4 |
0.10.0 |
GCLKH:BUF.OUT_T5 |
0.12.0 |
GCLKH:BUF.OUT_T6 |
0.14.0 |
GCLKH:BUF.OUT_T7 |
0.16.0 |
non-inverted
|
[0] |