Configuration registers
TODO: document
COR
| Bit | Frame |
|---|---|
| 0 | |
| 0 | STARTUP:GWE_CYCLE[0] |
| 1 | STARTUP:GWE_CYCLE[1] |
| 2 | STARTUP:GWE_CYCLE[2] |
| 3 | STARTUP:GTS_CYCLE[0] |
| 4 | STARTUP:GTS_CYCLE[1] |
| 5 | STARTUP:GTS_CYCLE[2] |
| 6 | STARTUP:LCK_CYCLE[0] |
| 7 | STARTUP:LCK_CYCLE[1] |
| 8 | STARTUP:LCK_CYCLE[2] |
| 9 | STARTUP:MATCH_CYCLE[0] |
| 10 | STARTUP:MATCH_CYCLE[1] |
| 11 | STARTUP:MATCH_CYCLE[2] |
| 12 | STARTUP:DONE_CYCLE[0] |
| 13 | STARTUP:DONE_CYCLE[1] |
| 14 | STARTUP:DONE_CYCLE[2] |
| 15 | STARTUP:STARTUPCLK[0] |
| 16 | STARTUP:STARTUPCLK[1] |
| 17 | STARTUP:CONFIG_RATE[0] |
| 18 | STARTUP:CONFIG_RATE[1] |
| 19 | STARTUP:CONFIG_RATE[2] |
| 20 | STARTUP:CONFIG_RATE[3] |
| 21 | STARTUP:CONFIG_RATE[4] |
| 22 | STARTUP:CONFIG_RATE[5] |
| 23 | CAPTURE:ONESHOT |
| 24 | STARTUP:DRIVE_DONE |
| 25 | STARTUP:DONE_PIPE |
| 26 | - |
| 27 | - |
| 28 | ~STARTUP:CRC |
| CAPTURE:ONESHOT | 0.0.23 |
|---|---|
| STARTUP:DONE_PIPE | 0.0.25 |
| STARTUP:DRIVE_DONE | 0.0.24 |
| non-inverted | [0] |
| STARTUP:CONFIG_RATE | 0.0.22 | 0.0.21 | 0.0.20 | 0.0.19 | 0.0.18 | 0.0.17 |
|---|---|---|---|---|---|---|
| 2 | 0 | 0 | 0 | 0 | 0 | 0 |
| 6 | 0 | 0 | 0 | 0 | 0 | 1 |
| 9 | 0 | 0 | 0 | 0 | 1 | 0 |
| 13 | 0 | 0 | 0 | 1 | 0 | 0 |
| 17 | 0 | 0 | 0 | 1 | 0 | 1 |
| 20 | 0 | 0 | 0 | 1 | 1 | 0 |
| 24 | 0 | 0 | 1 | 0 | 0 | 1 |
| 27 | 0 | 0 | 1 | 0 | 1 | 0 |
| 31 | 0 | 0 | 1 | 1 | 0 | 0 |
| 35 | 0 | 0 | 1 | 1 | 1 | 0 |
| 38 | 0 | 1 | 0 | 1 | 1 | 0 |
| 42 | 0 | 1 | 0 | 1 | 1 | 1 |
| 49 | 0 | 1 | 1 | 0 | 0 | 1 |
| 53 | 0 | 1 | 1 | 0 | 1 | 1 |
| 60 | 0 | 1 | 1 | 1 | 0 | 1 |
| 46 | 1 | 0 | 0 | 0 | 1 | 1 |
| 56 | 1 | 0 | 0 | 1 | 0 | 0 |
| STARTUP:CRC | 0.0.28 |
|---|---|
| inverted | ~[0] |
| STARTUP:DONE_CYCLE | 0.0.14 | 0.0.13 | 0.0.12 |
|---|---|---|---|
| 1 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 |
| 3 | 0 | 1 | 0 |
| 4 | 0 | 1 | 1 |
| 5 | 1 | 0 | 0 |
| 6 | 1 | 0 | 1 |
| KEEP | 1 | 1 | 1 |
| STARTUP:GTS_CYCLE | 0.0.5 | 0.0.4 | 0.0.3 |
|---|---|---|---|
| STARTUP:GWE_CYCLE | 0.0.2 | 0.0.1 | 0.0.0 |
| 1 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 |
| 3 | 0 | 1 | 0 |
| 4 | 0 | 1 | 1 |
| 5 | 1 | 0 | 0 |
| 6 | 1 | 0 | 1 |
| DONE | 1 | 1 | 0 |
| KEEP | 1 | 1 | 1 |
| STARTUP:LCK_CYCLE | 0.0.8 | 0.0.7 | 0.0.6 |
|---|---|---|---|
| STARTUP:MATCH_CYCLE | 0.0.11 | 0.0.10 | 0.0.9 |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 |
| NOWAIT | 1 | 1 | 1 |
| STARTUP:STARTUPCLK | 0.0.16 | 0.0.15 |
|---|---|---|
| CCLK | 0 | 0 |
| USERCLK | 0 | 1 |
| JTAGCLK | 1 | 0 |
COR1
| Bit | Frame |
|---|---|
| 0 | |
| 0 | MISC:BPI_PAGE_SIZE[0] |
| 1 | MISC:BPI_PAGE_SIZE[1] |
| 2 | MISC:BPI_1ST_READ_CYCLE[0] |
| 3 | MISC:BPI_1ST_READ_CYCLE[1] |
| 4 | - |
| 5 | - |
| 6 | - |
| 7 | MISC:POST_CRC_SEL |
| 8 | MISC:POST_CRC_EN |
| 9 | MISC:POST_CRC_NO_PIN |
| 10 | - |
| 11 | - |
| 12 | - |
| 13 | - |
| 14 | - |
| 15 | - |
| 16 | - |
| 17 | - |
| 18 | - |
| 19 | - |
| 20 | - |
| 21 | - |
| 22 | - |
| 23 | MISC:POST_CRC_RECONFIG |
| 24 | - |
| 25 | ~MISC:RETAIN_CONFIG_STATUS |
| MISC:BPI_1ST_READ_CYCLE | 0.0.3 | 0.0.2 |
|---|---|---|
| 1 | 0 | 0 |
| 2 | 0 | 1 |
| 3 | 1 | 0 |
| 4 | 1 | 1 |
| MISC:BPI_PAGE_SIZE | 0.0.1 | 0.0.0 |
|---|---|---|
| 1 | 0 | 0 |
| 4 | 0 | 1 |
| 8 | 1 | 0 |
| MISC:POST_CRC_EN | 0.0.8 |
|---|---|
| MISC:POST_CRC_NO_PIN | 0.0.9 |
| MISC:POST_CRC_RECONFIG | 0.0.23 |
| MISC:POST_CRC_SEL | 0.0.7 |
| non-inverted | [0] |
| MISC:RETAIN_CONFIG_STATUS | 0.0.25 |
|---|---|
| inverted | ~[0] |
CTL
| Bit | Frame |
|---|---|
| 0 | |
| 0 | MISC:GTS_USR_B |
| 1 | - |
| 2 | - |
| 3 | MISC:PERSIST |
| 4 | MISC:SECURITY[0] |
| 5 | MISC:SECURITY[1] |
| 6 | MISC:ENCRYPT |
| 7 | - |
| 8 | ~MISC:GLUTMASK |
| 9 | ~MISC:SELECTMAP_ABORT |
| 10 | ~MISC:CONFIG_FALLBACK |
| 11 | - |
| 12 | MISC:OVERTEMP_POWERDOWN |
| 13 | MISC:VGG_SEL[0] |
| 14 | MISC:VGG_SEL[1] |
| 15 | MISC:VGG_SEL[2] |
| 16 | MISC:VGG_SEL[3] |
| 17 | MISC:VGG_SEL[4] |
| 18 | MISC:VBG_DLL_SEL[0] |
| 19 | MISC:VBG_DLL_SEL[1] |
| 20 | MISC:VBG_DLL_SEL[2] |
| 21 | MISC:VBG_DLL_SEL[3] |
| 22 | MISC:VBG_DLL_SEL[4] |
| 23 | MISC:VBG_SEL[0] |
| 24 | MISC:VBG_SEL[1] |
| 25 | MISC:VBG_SEL[2] |
| 26 | MISC:VBG_SEL[3] |
| 27 | MISC:VBG_SEL[4] |
| 28 | - |
| 29 | - |
| 30 | MISC:ICAP_SELECT[0] |
| 31 | MISC:ENCRYPT_KEY_SELECT[0] |
| MISC:CONFIG_FALLBACK | 0.0.10 |
|---|---|
| MISC:GLUTMASK | 0.0.8 |
| MISC:SELECTMAP_ABORT | 0.0.9 |
| inverted | ~[0] |
| MISC:ENCRYPT | 0.0.6 |
|---|---|
| MISC:GTS_USR_B | 0.0.0 |
| MISC:OVERTEMP_POWERDOWN | 0.0.12 |
| MISC:PERSIST | 0.0.3 |
| non-inverted | [0] |
| MISC:ENCRYPT_KEY_SELECT | 0.0.31 |
|---|---|
| BBRAM | 0 |
| EFUSE | 1 |
| MISC:ICAP_SELECT | 0.0.30 |
|---|---|
| TOP | 0 |
| BOTTOM | 1 |
| MISC:SECURITY | 0.0.5 | 0.0.4 |
|---|---|---|
| NONE | 0 | 0 |
| LEVEL1 | 0 | 1 |
| LEVEL2 | 1 | 0 |
| MISC:VBG_DLL_SEL | 0.0.22 | 0.0.21 | 0.0.20 | 0.0.19 | 0.0.18 |
|---|---|---|---|---|---|
| MISC:VBG_SEL | 0.0.27 | 0.0.26 | 0.0.25 | 0.0.24 | 0.0.23 |
| MISC:VGG_SEL | 0.0.17 | 0.0.16 | 0.0.15 | 0.0.14 | 0.0.13 |
| non-inverted | [4] | [3] | [2] | [1] | [0] |
TIMER
| Bit | Frame |
|---|---|
| 0 | |
| 0 | MISC:TIMER[0] |
| 1 | MISC:TIMER[1] |
| 2 | MISC:TIMER[2] |
| 3 | MISC:TIMER[3] |
| 4 | MISC:TIMER[4] |
| 5 | MISC:TIMER[5] |
| 6 | MISC:TIMER[6] |
| 7 | MISC:TIMER[7] |
| 8 | MISC:TIMER[8] |
| 9 | MISC:TIMER[9] |
| 10 | MISC:TIMER[10] |
| 11 | MISC:TIMER[11] |
| 12 | MISC:TIMER[12] |
| 13 | MISC:TIMER[13] |
| 14 | MISC:TIMER[14] |
| 15 | MISC:TIMER[15] |
| 16 | MISC:TIMER[16] |
| 17 | MISC:TIMER[17] |
| 18 | MISC:TIMER[18] |
| 19 | MISC:TIMER[19] |
| 20 | MISC:TIMER[20] |
| 21 | MISC:TIMER[21] |
| 22 | MISC:TIMER[22] |
| 23 | MISC:TIMER[23] |
| 24 | MISC:TIMER_CFG |
| 25 | MISC:TIMER_USR |
| MISC:TIMER | 0.0.23 | 0.0.22 | 0.0.21 | 0.0.20 | 0.0.19 | 0.0.18 | 0.0.17 | 0.0.16 | 0.0.15 | 0.0.14 | 0.0.13 | 0.0.12 | 0.0.11 | 0.0.10 | 0.0.9 | 0.0.8 | 0.0.7 | 0.0.6 | 0.0.5 | 0.0.4 | 0.0.3 | 0.0.2 | 0.0.1 | 0.0.0 |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| non-inverted | [23] | [22] | [21] | [20] | [19] | [18] | [17] | [16] | [15] | [14] | [13] | [12] | [11] | [10] | [9] | [8] | [7] | [6] | [5] | [4] | [3] | [2] | [1] | [0] |
| MISC:TIMER_CFG | 0.0.24 |
|---|---|
| MISC:TIMER_USR | 0.0.25 |
| non-inverted | [0] |
TESTMODE
| Bit | Frame |
|---|---|
| 0 | |
| 0 | - |
| 1 | - |
| 2 | - |
| 3 | - |
| 4 | - |
| 5 | - |
| 6 | - |
| 7 | - |
| 8 | - |
| 9 | - |
| 10 | - |
| 11 | - |
| 12 | - |
| 13 | - |
| 14 | MISC:DD_OVERRIDE |
| MISC:DD_OVERRIDE | 0.0.14 |
|---|---|
| non-inverted | [0] |