TODO: document
Cells: 1
IRIs: 0
virtex2 LR.V2 bel DCI0
Pin | Direction | Wires |
ADDRESS0 | output | OUT.HALF14.0 |
ADDRESS1 | output | OUT.HALF14.1 |
ADDRESS2 | output | OUT.HALF13.0 |
DATA | output | OUT.HALF15.1 |
DCI_CLK | input | IMUX.G2.DATA7 |
DCI_DONE | output | OUT.HALF15.0 |
DCI_RESET | input | IMUX.G2.DATA6 |
HI_LO_N | input | IMUX.G2.DATA5 |
HI_LO_P | input | IMUX.G2.DATA4 |
N_OR_P | output | OUT.HALF16.1 |
SCLK | output | OUT.HALF16.0 |
UPDATE | output | OUT.HALF17.1 |
virtex2 LR.V2 bel DCI1
Pin | Direction | Wires |
ADDRESS0 | output | OUT.HALF9.0 |
ADDRESS1 | output | OUT.HALF9.1 |
ADDRESS2 | output | OUT.HALF8.0 |
DATA | output | OUT.HALF10.1 |
DCI_CLK | input | IMUX.G1.DATA7 |
DCI_DONE | output | OUT.HALF10.0 |
DCI_RESET | input | IMUX.G1.DATA6 |
HI_LO_N | input | IMUX.G1.DATA5 |
HI_LO_P | input | IMUX.G1.DATA4 |
N_OR_P | output | OUT.HALF11.1 |
SCLK | output | OUT.HALF11.0 |
UPDATE | output | OUT.HALF12.1 |
virtex2 LR.V2 bel STARTUP
Pin | Direction | Wires |
CLK | input | IMUX.CLK0 |
GSR | input | IMUX.SR0 |
GTS | input | IMUX.TS0 |
virtex2 LR.V2 bel CAPTURE
Pin | Direction | Wires |
CAP | input | IMUX.SR1 |
CLK | input | IMUX.CLK2 |
virtex2 LR.V2 bel ICAP
Pin | Direction | Wires |
BUSY | output | OUT.HALF17.0 |
CE | input | IMUX.CE1 |
CLK | input | IMUX.CLK1 |
I0 | input | IMUX.G0.DATA0 |
I1 | input | IMUX.G0.DATA1 |
I2 | input | IMUX.G0.DATA2 |
I3 | input | IMUX.G0.DATA3 |
I4 | input | IMUX.G0.DATA4 |
I5 | input | IMUX.G0.DATA5 |
I6 | input | IMUX.G0.DATA6 |
I7 | input | IMUX.G0.DATA7 |
O0 | output | OUT.FAN0 |
O1 | output | OUT.FAN1 |
O2 | output | OUT.FAN2 |
O3 | output | OUT.FAN3 |
O4 | output | OUT.FAN4 |
O5 | output | OUT.FAN5 |
O6 | output | OUT.FAN6 |
O7 | output | OUT.FAN7 |
WRITE | input | IMUX.TI0 |
virtex2 LR.V2 bel wires
Wire | Pins |
IMUX.CLK0 | STARTUP.CLK |
IMUX.CLK1 | ICAP.CLK |
IMUX.CLK2 | CAPTURE.CLK |
IMUX.SR0 | STARTUP.GSR |
IMUX.SR1 | CAPTURE.CAP |
IMUX.CE1 | ICAP.CE |
IMUX.TI0 | ICAP.WRITE |
IMUX.TS0 | STARTUP.GTS |
IMUX.G0.DATA0 | ICAP.I0 |
IMUX.G0.DATA1 | ICAP.I1 |
IMUX.G0.DATA2 | ICAP.I2 |
IMUX.G0.DATA3 | ICAP.I3 |
IMUX.G0.DATA4 | ICAP.I4 |
IMUX.G0.DATA5 | ICAP.I5 |
IMUX.G0.DATA6 | ICAP.I6 |
IMUX.G0.DATA7 | ICAP.I7 |
IMUX.G1.DATA4 | DCI1.HI_LO_P |
IMUX.G1.DATA5 | DCI1.HI_LO_N |
IMUX.G1.DATA6 | DCI1.DCI_RESET |
IMUX.G1.DATA7 | DCI1.DCI_CLK |
IMUX.G2.DATA4 | DCI0.HI_LO_P |
IMUX.G2.DATA5 | DCI0.HI_LO_N |
IMUX.G2.DATA6 | DCI0.DCI_RESET |
IMUX.G2.DATA7 | DCI0.DCI_CLK |
OUT.FAN0 | ICAP.O0 |
OUT.FAN1 | ICAP.O1 |
OUT.FAN2 | ICAP.O2 |
OUT.FAN3 | ICAP.O3 |
OUT.FAN4 | ICAP.O4 |
OUT.FAN5 | ICAP.O5 |
OUT.FAN6 | ICAP.O6 |
OUT.FAN7 | ICAP.O7 |
OUT.HALF8.0 | DCI1.ADDRESS2 |
OUT.HALF9.0 | DCI1.ADDRESS0 |
OUT.HALF9.1 | DCI1.ADDRESS1 |
OUT.HALF10.0 | DCI1.DCI_DONE |
OUT.HALF10.1 | DCI1.DATA |
OUT.HALF11.0 | DCI1.SCLK |
OUT.HALF11.1 | DCI1.N_OR_P |
OUT.HALF12.1 | DCI1.UPDATE |
OUT.HALF13.0 | DCI0.ADDRESS2 |
OUT.HALF14.0 | DCI0.ADDRESS0 |
OUT.HALF14.1 | DCI0.ADDRESS1 |
OUT.HALF15.0 | DCI0.DCI_DONE |
OUT.HALF15.1 | DCI0.DATA |
OUT.HALF16.0 | DCI0.SCLK |
OUT.HALF16.1 | DCI0.N_OR_P |
OUT.HALF17.0 | ICAP.BUSY |
OUT.HALF17.1 | DCI0.UPDATE |
DCI0:ENABLE |
0.2.42 |
DCI0:FORCE_DONE_HIGH |
0.3.31 |
DCI0:TEST_ENABLE |
0.2.31 |
DCI1:ENABLE |
1.10.7 |
DCI1:FORCE_DONE_HIGH |
1.9.8 |
DCI1:TEST_ENABLE |
1.9.6 |
ICAP:ENABLE |
0.2.6 |
STARTUP:GSR_SYNC |
0.3.5 |
STARTUP:GTS_GSR_ENABLE |
0.2.4 |
STARTUP:GTS_SYNC |
0.2.5 |
STARTUP:GWE_SYNC |
0.3.4 |
non-inverted
|
[0] |
DCI0:LVDSBIAS |
0.3.44 |
0.2.45 |
0.3.45 |
0.2.46 |
0.3.46 |
0.2.47 |
0.3.47 |
0.2.48 |
0.3.48 |
DCI1:LVDSBIAS |
1.13.7 |
1.13.11 |
1.13.9 |
1.12.9 |
1.12.11 |
1.12.10 |
1.12.7 |
1.12.6 |
1.12.8 |
non-inverted
|
[8] |
[7] |
[6] |
[5] |
[4] |
[3] |
[2] |
[1] |
[0] |
DCI0:NMASK_TERM_SPLIT |
0.2.37 |
0.3.37 |
0.2.38 |
0.3.38 |
0.2.39 |
DCI0:PMASK_TERM_SPLIT |
0.2.32 |
0.3.32 |
0.2.33 |
0.3.33 |
0.2.34 |
DCI0:PMASK_TERM_VCC |
0.3.34 |
0.2.35 |
0.3.35 |
0.2.36 |
0.3.36 |
DCI1:NMASK_TERM_SPLIT |
1.11.6 |
1.11.8 |
1.11.10 |
1.11.7 |
1.11.11 |
DCI1:PMASK_TERM_SPLIT |
1.9.10 |
1.9.7 |
1.9.11 |
1.9.9 |
1.8.9 |
DCI1:PMASK_TERM_VCC |
1.8.10 |
1.8.11 |
1.8.7 |
1.8.6 |
1.8.8 |
non-inverted
|
[4] |
[3] |
[2] |
[1] |
[0] |
MISC:CCLKPIN |
0.3.7 |
MISC:DONEPIN |
0.3.6 |
MISC:POWERDOWNPIN |
0.2.7 |
PULLUP |
0 |
PULLNONE |
1 |
Cells: 1
IRIs: 0
virtex2 LR.V2P bel DCI0
Pin | Direction | Wires |
ADDRESS0 | output | OUT.HALF14.0 |
ADDRESS1 | output | OUT.HALF14.1 |
ADDRESS2 | output | OUT.HALF13.0 |
DATA | output | OUT.HALF15.1 |
DCI_CLK | input | IMUX.G2.DATA7 |
DCI_DONE | output | OUT.HALF15.0 |
DCI_RESET | input | IMUX.G2.DATA6 |
HI_LO_N | input | IMUX.G2.DATA5 |
HI_LO_P | input | IMUX.G2.DATA4 |
N_OR_P | output | OUT.HALF16.1 |
SCLK | output | OUT.HALF16.0 |
UPDATE | output | OUT.HALF17.1 |
virtex2 LR.V2P bel DCI1
Pin | Direction | Wires |
ADDRESS0 | output | OUT.HALF9.0 |
ADDRESS1 | output | OUT.HALF9.1 |
ADDRESS2 | output | OUT.HALF8.0 |
DATA | output | OUT.HALF10.1 |
DCI_CLK | input | IMUX.G1.DATA7 |
DCI_DONE | output | OUT.HALF10.0 |
DCI_RESET | input | IMUX.G1.DATA6 |
HI_LO_N | input | IMUX.G1.DATA5 |
HI_LO_P | input | IMUX.G1.DATA4 |
N_OR_P | output | OUT.HALF11.1 |
SCLK | output | OUT.HALF11.0 |
UPDATE | output | OUT.HALF12.1 |
virtex2 LR.V2P bel STARTUP
Pin | Direction | Wires |
CLK | input | IMUX.CLK0 |
GSR | input | IMUX.SR0 |
GTS | input | IMUX.TS0 |
virtex2 LR.V2P bel CAPTURE
Pin | Direction | Wires |
CAP | input | IMUX.SR1 |
CLK | input | IMUX.CLK2 |
virtex2 LR.V2P bel ICAP
Pin | Direction | Wires |
BUSY | output | OUT.HALF17.0 |
CE | input | IMUX.CE1 |
CLK | input | IMUX.CLK1 |
I0 | input | IMUX.G0.DATA0 |
I1 | input | IMUX.G0.DATA1 |
I2 | input | IMUX.G0.DATA2 |
I3 | input | IMUX.G0.DATA3 |
I4 | input | IMUX.G0.DATA4 |
I5 | input | IMUX.G0.DATA5 |
I6 | input | IMUX.G0.DATA6 |
I7 | input | IMUX.G0.DATA7 |
O0 | output | OUT.FAN0 |
O1 | output | OUT.FAN1 |
O2 | output | OUT.FAN2 |
O3 | output | OUT.FAN3 |
O4 | output | OUT.FAN4 |
O5 | output | OUT.FAN5 |
O6 | output | OUT.FAN6 |
O7 | output | OUT.FAN7 |
WRITE | input | IMUX.TI0 |
virtex2 LR.V2P bel wires
Wire | Pins |
IMUX.CLK0 | STARTUP.CLK |
IMUX.CLK1 | ICAP.CLK |
IMUX.CLK2 | CAPTURE.CLK |
IMUX.SR0 | STARTUP.GSR |
IMUX.SR1 | CAPTURE.CAP |
IMUX.CE1 | ICAP.CE |
IMUX.TI0 | ICAP.WRITE |
IMUX.TS0 | STARTUP.GTS |
IMUX.G0.DATA0 | ICAP.I0 |
IMUX.G0.DATA1 | ICAP.I1 |
IMUX.G0.DATA2 | ICAP.I2 |
IMUX.G0.DATA3 | ICAP.I3 |
IMUX.G0.DATA4 | ICAP.I4 |
IMUX.G0.DATA5 | ICAP.I5 |
IMUX.G0.DATA6 | ICAP.I6 |
IMUX.G0.DATA7 | ICAP.I7 |
IMUX.G1.DATA4 | DCI1.HI_LO_P |
IMUX.G1.DATA5 | DCI1.HI_LO_N |
IMUX.G1.DATA6 | DCI1.DCI_RESET |
IMUX.G1.DATA7 | DCI1.DCI_CLK |
IMUX.G2.DATA4 | DCI0.HI_LO_P |
IMUX.G2.DATA5 | DCI0.HI_LO_N |
IMUX.G2.DATA6 | DCI0.DCI_RESET |
IMUX.G2.DATA7 | DCI0.DCI_CLK |
OUT.FAN0 | ICAP.O0 |
OUT.FAN1 | ICAP.O1 |
OUT.FAN2 | ICAP.O2 |
OUT.FAN3 | ICAP.O3 |
OUT.FAN4 | ICAP.O4 |
OUT.FAN5 | ICAP.O5 |
OUT.FAN6 | ICAP.O6 |
OUT.FAN7 | ICAP.O7 |
OUT.HALF8.0 | DCI1.ADDRESS2 |
OUT.HALF9.0 | DCI1.ADDRESS0 |
OUT.HALF9.1 | DCI1.ADDRESS1 |
OUT.HALF10.0 | DCI1.DCI_DONE |
OUT.HALF10.1 | DCI1.DATA |
OUT.HALF11.0 | DCI1.SCLK |
OUT.HALF11.1 | DCI1.N_OR_P |
OUT.HALF12.1 | DCI1.UPDATE |
OUT.HALF13.0 | DCI0.ADDRESS2 |
OUT.HALF14.0 | DCI0.ADDRESS0 |
OUT.HALF14.1 | DCI0.ADDRESS1 |
OUT.HALF15.0 | DCI0.DCI_DONE |
OUT.HALF15.1 | DCI0.DATA |
OUT.HALF16.0 | DCI0.SCLK |
OUT.HALF16.1 | DCI0.N_OR_P |
OUT.HALF17.0 | ICAP.BUSY |
OUT.HALF17.1 | DCI0.UPDATE |
DCI0:ENABLE |
0.2.42 |
DCI0:FORCE_DONE_HIGH |
0.3.31 |
DCI0:QUIET |
0.3.39 |
DCI0:TEST_ENABLE |
0.2.31 |
DCI1:ENABLE |
1.10.7 |
DCI1:FORCE_DONE_HIGH |
1.9.8 |
DCI1:QUIET |
1.11.9 |
DCI1:TEST_ENABLE |
1.9.6 |
ICAP:ENABLE |
0.2.6 |
STARTUP:GSR_SYNC |
0.3.5 |
STARTUP:GTS_GSR_ENABLE |
0.2.4 |
STARTUP:GTS_SYNC |
0.2.5 |
STARTUP:GWE_SYNC |
0.3.4 |
non-inverted
|
[0] |
DCI0:LVDSBIAS |
0.3.44 |
0.2.45 |
0.3.45 |
0.2.46 |
0.3.46 |
0.2.47 |
0.3.47 |
0.2.48 |
0.3.48 |
DCI1:LVDSBIAS |
1.13.7 |
1.13.11 |
1.13.9 |
1.12.9 |
1.12.11 |
1.12.10 |
1.12.7 |
1.12.6 |
1.12.8 |
non-inverted
|
[8] |
[7] |
[6] |
[5] |
[4] |
[3] |
[2] |
[1] |
[0] |
DCI0:NMASK_TERM_SPLIT |
0.2.37 |
0.3.37 |
0.2.38 |
0.3.38 |
0.2.39 |
DCI0:PMASK_TERM_SPLIT |
0.2.32 |
0.3.32 |
0.2.33 |
0.3.33 |
0.2.34 |
DCI0:PMASK_TERM_VCC |
0.3.34 |
0.2.35 |
0.3.35 |
0.2.36 |
0.3.36 |
DCI1:NMASK_TERM_SPLIT |
1.11.6 |
1.11.8 |
1.11.10 |
1.11.7 |
1.11.11 |
DCI1:PMASK_TERM_SPLIT |
1.9.10 |
1.9.7 |
1.9.11 |
1.9.9 |
1.8.9 |
DCI1:PMASK_TERM_VCC |
1.8.10 |
1.8.11 |
1.8.7 |
1.8.6 |
1.8.8 |
non-inverted
|
[4] |
[3] |
[2] |
[1] |
[0] |
MISC:CCLKPIN |
0.3.7 |
MISC:DONEPIN |
0.3.6 |
MISC:POWERDOWNPIN |
0.2.7 |
PULLUP |
0 |
PULLNONE |
1 |