See Spartan 3 documentation for functional description.
The data for a CLB is located in the same bitstream tile as the associated INT tile.
Cells: 1
virtex4 CLB bel SLICE_V4 pins
| Pin | Direction | SLICE[0] | SLICE[1] | SLICE[2] | SLICE[3] |
| F1 | in | IMUX_IMUX[11] | IMUX_IMUX[15] | IMUX_IMUX[24] | IMUX_IMUX[28] |
| F2 | in | IMUX_IMUX[10] | IMUX_IMUX[14] | IMUX_IMUX[25] | IMUX_IMUX[29] |
| F3 | in | IMUX_IMUX[9] | IMUX_IMUX[13] | IMUX_IMUX[26] | IMUX_IMUX[30] |
| F4 | in | IMUX_IMUX[8] | IMUX_IMUX[12] | IMUX_IMUX[27] | IMUX_IMUX[31] |
| G1 | in | IMUX_IMUX[3] | IMUX_IMUX[7] | IMUX_IMUX[16] | IMUX_IMUX[20] |
| G2 | in | IMUX_IMUX[2] | IMUX_IMUX[6] | IMUX_IMUX[17] | IMUX_IMUX[21] |
| G3 | in | IMUX_IMUX[1] | IMUX_IMUX[5] | IMUX_IMUX[18] | IMUX_IMUX[22] |
| G4 | in | IMUX_IMUX[0] | IMUX_IMUX[4] | IMUX_IMUX[19] | IMUX_IMUX[23] |
| BX | in | IMUX_BYP[0] invert by !MAIN[18][19] | IMUX_BYP[5] invert by !MAIN[18][61] | IMUX_BYP[2] invert by !MAIN[18][18] | IMUX_BYP[7] invert by !MAIN[18][60] |
| BY | in | IMUX_BYP[4] invert by !MAIN[18][22] | IMUX_BYP[1] invert by !MAIN[18][58] | IMUX_BYP[6] invert by !MAIN[18][21] | IMUX_BYP[3] invert by !MAIN[18][57] |
| CLK | in | IMUX_CLK_OPTINV[0] | IMUX_CLK_OPTINV[1] | IMUX_CLK_OPTINV[2] | IMUX_CLK_OPTINV[3] |
| SR | in | IMUX_SR_OPTINV[0] | IMUX_SR_OPTINV[1] | IMUX_SR_OPTINV[2] | IMUX_SR_OPTINV[3] |
| CE | in | IMUX_CE_OPTINV[0] | IMUX_CE_OPTINV[1] | IMUX_CE_OPTINV[2] | IMUX_CE_OPTINV[3] |
| X | out | OUT_BEST[0] | OUT_BEST[1] | OUT_BEST[2] | OUT_BEST[3] |
| Y | out | OUT_BEST[4] | OUT_BEST[5] | OUT_BEST[6] | OUT_BEST[7] |
| XQ | out | OUT_SEC[0] | OUT_SEC[1] | OUT_SEC[2] | OUT_SEC[3] |
| YQ | out | OUT_SEC[4] | OUT_SEC[5] | OUT_SEC[6] | OUT_SEC[7] |
| XB | out | OUT_HALF0[4] | OUT_HALF0[5] | OUT_HALF1[4] | OUT_HALF1[5] |
| YB | out | OUT_HALF0[6] | OUT_HALF0[7] | OUT_HALF1[6] | OUT_HALF1[7] |
| XMUX | out | OUT_HALF0[0] | OUT_HALF0[1] | OUT_HALF1[0] | OUT_HALF1[1] |
| YMUX | out | OUT_HALF0[2] | OUT_HALF0[3] | OUT_HALF1[2] | OUT_HALF1[3] |
virtex4 CLB bel wires
| Wire | Pins |
| IMUX_SR_OPTINV[0] | SLICE[0].SR |
| IMUX_SR_OPTINV[1] | SLICE[1].SR |
| IMUX_SR_OPTINV[2] | SLICE[2].SR |
| IMUX_SR_OPTINV[3] | SLICE[3].SR |
| IMUX_CLK_OPTINV[0] | SLICE[0].CLK |
| IMUX_CLK_OPTINV[1] | SLICE[1].CLK |
| IMUX_CLK_OPTINV[2] | SLICE[2].CLK |
| IMUX_CLK_OPTINV[3] | SLICE[3].CLK |
| IMUX_CE_OPTINV[0] | SLICE[0].CE |
| IMUX_CE_OPTINV[1] | SLICE[1].CE |
| IMUX_CE_OPTINV[2] | SLICE[2].CE |
| IMUX_CE_OPTINV[3] | SLICE[3].CE |
| IMUX_BYP[0] | SLICE[0].BX |
| IMUX_BYP[1] | SLICE[1].BY |
| IMUX_BYP[2] | SLICE[2].BX |
| IMUX_BYP[3] | SLICE[3].BY |
| IMUX_BYP[4] | SLICE[0].BY |
| IMUX_BYP[5] | SLICE[1].BX |
| IMUX_BYP[6] | SLICE[2].BY |
| IMUX_BYP[7] | SLICE[3].BX |
| IMUX_IMUX[0] | SLICE[0].G4 |
| IMUX_IMUX[1] | SLICE[0].G3 |
| IMUX_IMUX[2] | SLICE[0].G2 |
| IMUX_IMUX[3] | SLICE[0].G1 |
| IMUX_IMUX[4] | SLICE[1].G4 |
| IMUX_IMUX[5] | SLICE[1].G3 |
| IMUX_IMUX[6] | SLICE[1].G2 |
| IMUX_IMUX[7] | SLICE[1].G1 |
| IMUX_IMUX[8] | SLICE[0].F4 |
| IMUX_IMUX[9] | SLICE[0].F3 |
| IMUX_IMUX[10] | SLICE[0].F2 |
| IMUX_IMUX[11] | SLICE[0].F1 |
| IMUX_IMUX[12] | SLICE[1].F4 |
| IMUX_IMUX[13] | SLICE[1].F3 |
| IMUX_IMUX[14] | SLICE[1].F2 |
| IMUX_IMUX[15] | SLICE[1].F1 |
| IMUX_IMUX[16] | SLICE[2].G1 |
| IMUX_IMUX[17] | SLICE[2].G2 |
| IMUX_IMUX[18] | SLICE[2].G3 |
| IMUX_IMUX[19] | SLICE[2].G4 |
| IMUX_IMUX[20] | SLICE[3].G1 |
| IMUX_IMUX[21] | SLICE[3].G2 |
| IMUX_IMUX[22] | SLICE[3].G3 |
| IMUX_IMUX[23] | SLICE[3].G4 |
| IMUX_IMUX[24] | SLICE[2].F1 |
| IMUX_IMUX[25] | SLICE[2].F2 |
| IMUX_IMUX[26] | SLICE[2].F3 |
| IMUX_IMUX[27] | SLICE[2].F4 |
| IMUX_IMUX[28] | SLICE[3].F1 |
| IMUX_IMUX[29] | SLICE[3].F2 |
| IMUX_IMUX[30] | SLICE[3].F3 |
| IMUX_IMUX[31] | SLICE[3].F4 |
| OUT_BEST[0] | SLICE[0].X |
| OUT_BEST[1] | SLICE[1].X |
| OUT_BEST[2] | SLICE[2].X |
| OUT_BEST[3] | SLICE[3].X |
| OUT_BEST[4] | SLICE[0].Y |
| OUT_BEST[5] | SLICE[1].Y |
| OUT_BEST[6] | SLICE[2].Y |
| OUT_BEST[7] | SLICE[3].Y |
| OUT_SEC[0] | SLICE[0].XQ |
| OUT_SEC[1] | SLICE[1].XQ |
| OUT_SEC[2] | SLICE[2].XQ |
| OUT_SEC[3] | SLICE[3].XQ |
| OUT_SEC[4] | SLICE[0].YQ |
| OUT_SEC[5] | SLICE[1].YQ |
| OUT_SEC[6] | SLICE[2].YQ |
| OUT_SEC[7] | SLICE[3].YQ |
| OUT_HALF0[0] | SLICE[0].XMUX |
| OUT_HALF0[1] | SLICE[1].XMUX |
| OUT_HALF0[2] | SLICE[0].YMUX |
| OUT_HALF0[3] | SLICE[1].YMUX |
| OUT_HALF0[4] | SLICE[0].XB |
| OUT_HALF0[5] | SLICE[1].XB |
| OUT_HALF0[6] | SLICE[0].YB |
| OUT_HALF0[7] | SLICE[1].YB |
| OUT_HALF1[0] | SLICE[2].XMUX |
| OUT_HALF1[1] | SLICE[3].XMUX |
| OUT_HALF1[2] | SLICE[2].YMUX |
| OUT_HALF1[3] | SLICE[3].YMUX |
| OUT_HALF1[4] | SLICE[2].XB |
| OUT_HALF1[5] | SLICE[3].XB |
| OUT_HALF1[6] | SLICE[2].YB |
| OUT_HALF1[7] | SLICE[3].YB |