Cells: 1
virtex4 HCLK bel HCLK
| Pin | Direction | Wires |
| HCLK_O0 | output | HCLK0 |
| HCLK_O1 | output | HCLK1 |
| HCLK_O2 | output | HCLK2 |
| HCLK_O3 | output | HCLK3 |
| HCLK_O4 | output | HCLK4 |
| HCLK_O5 | output | HCLK5 |
| HCLK_O6 | output | HCLK6 |
| HCLK_O7 | output | HCLK7 |
| RCLK_O0 | output | RCLK0 |
| RCLK_O1 | output | RCLK1 |
virtex4 HCLK bel GLOBALSIG
| Pin | Direction | Wires |
virtex4 HCLK bel wires
| Wire | Pins |
| HCLK0 | HCLK.HCLK_O0 |
| HCLK1 | HCLK.HCLK_O1 |
| HCLK2 | HCLK.HCLK_O2 |
| HCLK3 | HCLK.HCLK_O3 |
| HCLK4 | HCLK.HCLK_O4 |
| HCLK5 | HCLK.HCLK_O5 |
| HCLK6 | HCLK.HCLK_O6 |
| HCLK7 | HCLK.HCLK_O7 |
| RCLK0 | HCLK.RCLK_O0 |
| RCLK1 | HCLK.RCLK_O1 |
virtex4 HCLK rect R0
| Bit | Frame |
| F0 |
F1 |
F2 |
F3 |
F4 |
F5 |
F6 |
F7 |
F8 |
F9 |
F10 |
F11 |
F12 |
F13 |
F14 |
F15 |
F16 |
F17 |
F18 |
| B15 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
HCLK:BUF.HCLK0
|
- |
- |
- |
HCLK:BUF.HCLK4
|
- |
- |
- |
- |
HCLK:BUF.RCLK1
|
| B14 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
HCLK:BUF.HCLK1
|
- |
- |
- |
HCLK:BUF.HCLK5
|
- |
- |
- |
- |
HCLK:BUF.RCLK0
|
| B13 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
HCLK:BUF.HCLK2
|
- |
- |
- |
HCLK:BUF.HCLK6
|
- |
- |
- |
- |
- |
| B12 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
HCLK:BUF.HCLK3
|
- |
- |
- |
HCLK:BUF.HCLK7
|
- |
- |
- |
- |
- |
| B11 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B10 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B9 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B8 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B7 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B6 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B5 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B4 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B3 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B2 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B1 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| B0 |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
- |
| HCLK:BUF.HCLK0 |
0.F9.B15 |
| HCLK:BUF.HCLK1 |
0.F9.B14 |
| HCLK:BUF.HCLK2 |
0.F9.B13 |
| HCLK:BUF.HCLK3 |
0.F9.B12 |
| HCLK:BUF.HCLK4 |
0.F13.B15 |
| HCLK:BUF.HCLK5 |
0.F13.B14 |
| HCLK:BUF.HCLK6 |
0.F13.B13 |
| HCLK:BUF.HCLK7 |
0.F13.B12 |
| HCLK:BUF.RCLK0 |
0.F18.B14 |
| HCLK:BUF.RCLK1 |
0.F18.B15 |
|
non-inverted
|
[0] |
Cells: 0
virtex4 HCLK_TERM rect R0
| Bit | Frame |
| F0 |
F1 |
F2 |
F3 |
F4 |
F5 |
F6 |
| B14 |
- |
- |
- |
- |
- |
- |
HCLK_TERM:HCLK_ENABLE[2]
|
| B13 |
- |
- |
- |
- |
- |
- |
HCLK_TERM:HCLK_ENABLE[1]
|
| B12 |
- |
- |
- |
- |
- |
- |
HCLK_TERM:HCLK_ENABLE[0]
|
| B11 |
- |
- |
- |
- |
- |
- |
- |
| B10 |
- |
- |
- |
- |
- |
- |
- |
| B9 |
- |
- |
- |
- |
- |
- |
- |
| B8 |
- |
- |
- |
- |
- |
- |
- |
| B7 |
- |
- |
- |
- |
- |
- |
- |
| B6 |
- |
- |
- |
- |
- |
- |
- |
| B5 |
- |
- |
- |
- |
- |
- |
- |
| B4 |
- |
- |
- |
- |
- |
- |
- |
| B3 |
- |
- |
- |
- |
- |
- |
- |
| B2 |
- |
- |
- |
- |
- |
- |
- |
| B1 |
- |
- |
- |
- |
- |
- |
- |
| B0 |
- |
- |
- |
- |
- |
- |
- |
| HCLK_TERM:HCLK_ENABLE |
0.F6.B14 |
0.F6.B13 |
0.F6.B12 |
|
non-inverted
|
[2] |
[1] |
[0] |