Keyboard shortcuts

Press or to navigate between chapters

Press ? to show this help

Press Esc to hide this help

PowerPC 405 and Ethernet MAC

Tile PPC

Cells: 62 IRIs: 0

Bel PPC

virtex4 PPC bel PPC
PinDirectionWires
APUFCMDECODEDoutputTCELL38:OUT.SEC2
APUFCMDECUDI0outputTCELL37:OUT.SEC1
APUFCMDECUDI1outputTCELL37:OUT.SEC2
APUFCMDECUDI2outputTCELL37:OUT.SEC3
APUFCMDECUDIVALIDoutputTCELL38:OUT.SEC3
APUFCMENDIANoutputTCELL38:OUT.BEST6
APUFCMFLUSHoutputTCELL38:OUT.BEST4
APUFCMINSTRUCTION0outputTCELL61:OUT.SEC3
APUFCMINSTRUCTION1outputTCELL61:OUT.SEC2
APUFCMINSTRUCTION10outputTCELL60:OUT.SEC1
APUFCMINSTRUCTION11outputTCELL60:OUT.SEC0
APUFCMINSTRUCTION12outputTCELL60:OUT.BEST7
APUFCMINSTRUCTION13outputTCELL60:OUT.BEST6
APUFCMINSTRUCTION14outputTCELL60:OUT.BEST5
APUFCMINSTRUCTION15outputTCELL60:OUT.BEST4
APUFCMINSTRUCTION16outputTCELL59:OUT.SEC3
APUFCMINSTRUCTION17outputTCELL59:OUT.SEC2
APUFCMINSTRUCTION18outputTCELL59:OUT.SEC1
APUFCMINSTRUCTION19outputTCELL59:OUT.SEC0
APUFCMINSTRUCTION2outputTCELL61:OUT.SEC1
APUFCMINSTRUCTION20outputTCELL59:OUT.BEST7
APUFCMINSTRUCTION21outputTCELL59:OUT.BEST6
APUFCMINSTRUCTION22outputTCELL59:OUT.BEST5
APUFCMINSTRUCTION23outputTCELL59:OUT.BEST4
APUFCMINSTRUCTION24outputTCELL58:OUT.SEC3
APUFCMINSTRUCTION25outputTCELL58:OUT.SEC2
APUFCMINSTRUCTION26outputTCELL58:OUT.SEC1
APUFCMINSTRUCTION27outputTCELL58:OUT.SEC0
APUFCMINSTRUCTION28outputTCELL58:OUT.BEST7
APUFCMINSTRUCTION29outputTCELL58:OUT.BEST6
APUFCMINSTRUCTION3outputTCELL61:OUT.SEC0
APUFCMINSTRUCTION30outputTCELL58:OUT.BEST5
APUFCMINSTRUCTION31outputTCELL58:OUT.BEST4
APUFCMINSTRUCTION4outputTCELL61:OUT.BEST7
APUFCMINSTRUCTION5outputTCELL61:OUT.BEST6
APUFCMINSTRUCTION6outputTCELL61:OUT.BEST5
APUFCMINSTRUCTION7outputTCELL61:OUT.BEST4
APUFCMINSTRUCTION8outputTCELL60:OUT.SEC3
APUFCMINSTRUCTION9outputTCELL60:OUT.SEC2
APUFCMINSTRVALIDoutputTCELL38:OUT.SEC1
APUFCMLOADBYTEEN0outputTCELL39:OUT.SEC0
APUFCMLOADBYTEEN1outputTCELL39:OUT.SEC1
APUFCMLOADBYTEEN2outputTCELL39:OUT.SEC2
APUFCMLOADBYTEEN3outputTCELL39:OUT.SEC3
APUFCMLOADDATA0outputTCELL47:OUT.SEC0
APUFCMLOADDATA1outputTCELL47:OUT.SEC1
APUFCMLOADDATA10outputTCELL45:OUT.SEC2
APUFCMLOADDATA11outputTCELL45:OUT.SEC3
APUFCMLOADDATA12outputTCELL44:OUT.SEC0
APUFCMLOADDATA13outputTCELL44:OUT.SEC1
APUFCMLOADDATA14outputTCELL44:OUT.SEC2
APUFCMLOADDATA15outputTCELL44:OUT.SEC3
APUFCMLOADDATA16outputTCELL43:OUT.SEC0
APUFCMLOADDATA17outputTCELL43:OUT.SEC1
APUFCMLOADDATA18outputTCELL43:OUT.SEC2
APUFCMLOADDATA19outputTCELL43:OUT.SEC3
APUFCMLOADDATA2outputTCELL47:OUT.SEC2
APUFCMLOADDATA20outputTCELL42:OUT.SEC0
APUFCMLOADDATA21outputTCELL42:OUT.SEC1
APUFCMLOADDATA22outputTCELL42:OUT.SEC2
APUFCMLOADDATA23outputTCELL42:OUT.SEC3
APUFCMLOADDATA24outputTCELL41:OUT.SEC0
APUFCMLOADDATA25outputTCELL41:OUT.SEC1
APUFCMLOADDATA26outputTCELL41:OUT.SEC2
APUFCMLOADDATA27outputTCELL41:OUT.SEC3
APUFCMLOADDATA28outputTCELL40:OUT.SEC0
APUFCMLOADDATA29outputTCELL40:OUT.SEC1
APUFCMLOADDATA3outputTCELL47:OUT.SEC3
APUFCMLOADDATA30outputTCELL40:OUT.SEC2
APUFCMLOADDATA31outputTCELL40:OUT.SEC3
APUFCMLOADDATA4outputTCELL46:OUT.SEC0
APUFCMLOADDATA5outputTCELL46:OUT.SEC1
APUFCMLOADDATA6outputTCELL46:OUT.SEC2
APUFCMLOADDATA7outputTCELL46:OUT.SEC3
APUFCMLOADDATA8outputTCELL45:OUT.SEC0
APUFCMLOADDATA9outputTCELL45:OUT.SEC1
APUFCMLOADDVALIDoutputTCELL37:OUT.SEC0
APUFCMOPERANDVALIDoutputTCELL37:OUT.BEST7
APUFCMRADATA0outputTCELL47:OUT.BEST0
APUFCMRADATA1outputTCELL47:OUT.BEST1
APUFCMRADATA10outputTCELL45:OUT.BEST2
APUFCMRADATA11outputTCELL45:OUT.BEST3
APUFCMRADATA12outputTCELL44:OUT.BEST0
APUFCMRADATA13outputTCELL44:OUT.BEST1
APUFCMRADATA14outputTCELL44:OUT.BEST2
APUFCMRADATA15outputTCELL44:OUT.BEST3
APUFCMRADATA16outputTCELL43:OUT.BEST0
APUFCMRADATA17outputTCELL43:OUT.BEST1
APUFCMRADATA18outputTCELL43:OUT.BEST2
APUFCMRADATA19outputTCELL43:OUT.BEST3
APUFCMRADATA2outputTCELL47:OUT.BEST2
APUFCMRADATA20outputTCELL42:OUT.BEST0
APUFCMRADATA21outputTCELL42:OUT.BEST1
APUFCMRADATA22outputTCELL42:OUT.BEST2
APUFCMRADATA23outputTCELL42:OUT.BEST3
APUFCMRADATA24outputTCELL41:OUT.BEST0
APUFCMRADATA25outputTCELL41:OUT.BEST1
APUFCMRADATA26outputTCELL41:OUT.BEST2
APUFCMRADATA27outputTCELL41:OUT.BEST3
APUFCMRADATA28outputTCELL40:OUT.BEST0
APUFCMRADATA29outputTCELL40:OUT.BEST1
APUFCMRADATA3outputTCELL47:OUT.BEST3
APUFCMRADATA30outputTCELL40:OUT.BEST2
APUFCMRADATA31outputTCELL40:OUT.BEST3
APUFCMRADATA4outputTCELL46:OUT.BEST0
APUFCMRADATA5outputTCELL46:OUT.BEST1
APUFCMRADATA6outputTCELL46:OUT.BEST2
APUFCMRADATA7outputTCELL46:OUT.BEST3
APUFCMRADATA8outputTCELL45:OUT.BEST0
APUFCMRADATA9outputTCELL45:OUT.BEST1
APUFCMRBDATA0outputTCELL47:OUT.BEST4
APUFCMRBDATA1outputTCELL47:OUT.BEST5
APUFCMRBDATA10outputTCELL45:OUT.BEST6
APUFCMRBDATA11outputTCELL45:OUT.BEST7
APUFCMRBDATA12outputTCELL44:OUT.BEST4
APUFCMRBDATA13outputTCELL44:OUT.BEST5
APUFCMRBDATA14outputTCELL44:OUT.BEST6
APUFCMRBDATA15outputTCELL44:OUT.BEST7
APUFCMRBDATA16outputTCELL43:OUT.BEST4
APUFCMRBDATA17outputTCELL43:OUT.BEST5
APUFCMRBDATA18outputTCELL43:OUT.BEST6
APUFCMRBDATA19outputTCELL43:OUT.BEST7
APUFCMRBDATA2outputTCELL47:OUT.BEST6
APUFCMRBDATA20outputTCELL42:OUT.BEST4
APUFCMRBDATA21outputTCELL42:OUT.BEST5
APUFCMRBDATA22outputTCELL42:OUT.BEST6
APUFCMRBDATA23outputTCELL42:OUT.BEST7
APUFCMRBDATA24outputTCELL41:OUT.BEST4
APUFCMRBDATA25outputTCELL41:OUT.BEST5
APUFCMRBDATA26outputTCELL41:OUT.BEST6
APUFCMRBDATA27outputTCELL41:OUT.BEST7
APUFCMRBDATA28outputTCELL40:OUT.BEST4
APUFCMRBDATA29outputTCELL40:OUT.BEST5
APUFCMRBDATA3outputTCELL47:OUT.BEST7
APUFCMRBDATA30outputTCELL40:OUT.BEST6
APUFCMRBDATA31outputTCELL40:OUT.BEST7
APUFCMRBDATA4outputTCELL46:OUT.BEST4
APUFCMRBDATA5outputTCELL46:OUT.BEST5
APUFCMRBDATA6outputTCELL46:OUT.BEST6
APUFCMRBDATA7outputTCELL46:OUT.BEST7
APUFCMRBDATA8outputTCELL45:OUT.BEST4
APUFCMRBDATA9outputTCELL45:OUT.BEST5
APUFCMWRITEBACKOKoutputTCELL38:OUT.BEST5
APUFCMXERCAoutputTCELL38:OUT.BEST7
BISTCE0CONTINUEinputTCELL14:IMUX.CE0
BISTCE0DIAGSHIFTSELinputTCELL15:IMUX.CE2
BISTCE0LOADINinputTCELL11:IMUX.SR0
BISTCE0LOADOPCODEinputTCELL15:IMUX.CE3
BISTCE0TESTM1inputTCELL15:IMUX.CE1
BRAMDSOCMCLKinputTCELL55:IMUX.CLK0
BRAMDSOCMRDDBUS0inputTCELL55:IMUX.IMUX0
BRAMDSOCMRDDBUS1inputTCELL55:IMUX.IMUX1
BRAMDSOCMRDDBUS10inputTCELL57:IMUX.IMUX2
BRAMDSOCMRDDBUS11inputTCELL57:IMUX.IMUX3
BRAMDSOCMRDDBUS12inputTCELL58:IMUX.IMUX0
BRAMDSOCMRDDBUS13inputTCELL58:IMUX.IMUX1
BRAMDSOCMRDDBUS14inputTCELL58:IMUX.IMUX2
BRAMDSOCMRDDBUS15inputTCELL58:IMUX.IMUX3
BRAMDSOCMRDDBUS16inputTCELL58:IMUX.IMUX4
BRAMDSOCMRDDBUS17inputTCELL58:IMUX.IMUX5
BRAMDSOCMRDDBUS18inputTCELL58:IMUX.IMUX6
BRAMDSOCMRDDBUS19inputTCELL58:IMUX.IMUX7
BRAMDSOCMRDDBUS2inputTCELL55:IMUX.IMUX2
BRAMDSOCMRDDBUS20inputTCELL59:IMUX.IMUX0
BRAMDSOCMRDDBUS21inputTCELL59:IMUX.IMUX1
BRAMDSOCMRDDBUS22inputTCELL59:IMUX.IMUX2
BRAMDSOCMRDDBUS23inputTCELL59:IMUX.IMUX3
BRAMDSOCMRDDBUS24inputTCELL60:IMUX.IMUX0
BRAMDSOCMRDDBUS25inputTCELL60:IMUX.IMUX1
BRAMDSOCMRDDBUS26inputTCELL60:IMUX.IMUX2
BRAMDSOCMRDDBUS27inputTCELL60:IMUX.IMUX3
BRAMDSOCMRDDBUS28inputTCELL61:IMUX.IMUX0
BRAMDSOCMRDDBUS29inputTCELL61:IMUX.IMUX1
BRAMDSOCMRDDBUS3inputTCELL55:IMUX.IMUX3
BRAMDSOCMRDDBUS30inputTCELL61:IMUX.IMUX2
BRAMDSOCMRDDBUS31inputTCELL61:IMUX.IMUX3
BRAMDSOCMRDDBUS4inputTCELL55:IMUX.IMUX4
BRAMDSOCMRDDBUS5inputTCELL55:IMUX.IMUX5
BRAMDSOCMRDDBUS6inputTCELL55:IMUX.IMUX6
BRAMDSOCMRDDBUS7inputTCELL55:IMUX.IMUX7
BRAMDSOCMRDDBUS8inputTCELL57:IMUX.IMUX0
BRAMDSOCMRDDBUS9inputTCELL57:IMUX.IMUX1
BRAMISOCMCLKinputTCELL54:IMUX.CLK0
BRAMISOCMDCRRDDBUS0inputTCELL54:IMUX.IMUX12
BRAMISOCMDCRRDDBUS1inputTCELL54:IMUX.IMUX13
BRAMISOCMDCRRDDBUS10inputTCELL52:IMUX.IMUX10
BRAMISOCMDCRRDDBUS11inputTCELL52:IMUX.IMUX11
BRAMISOCMDCRRDDBUS12inputTCELL51:IMUX.IMUX8
BRAMISOCMDCRRDDBUS13inputTCELL51:IMUX.IMUX9
BRAMISOCMDCRRDDBUS14inputTCELL51:IMUX.IMUX10
BRAMISOCMDCRRDDBUS15inputTCELL51:IMUX.IMUX11
BRAMISOCMDCRRDDBUS16inputTCELL51:IMUX.IMUX12
BRAMISOCMDCRRDDBUS17inputTCELL51:IMUX.IMUX13
BRAMISOCMDCRRDDBUS18inputTCELL51:IMUX.IMUX14
BRAMISOCMDCRRDDBUS19inputTCELL51:IMUX.IMUX15
BRAMISOCMDCRRDDBUS2inputTCELL54:IMUX.IMUX14
BRAMISOCMDCRRDDBUS20inputTCELL50:IMUX.IMUX8
BRAMISOCMDCRRDDBUS21inputTCELL50:IMUX.IMUX9
BRAMISOCMDCRRDDBUS22inputTCELL50:IMUX.IMUX10
BRAMISOCMDCRRDDBUS23inputTCELL50:IMUX.IMUX11
BRAMISOCMDCRRDDBUS24inputTCELL50:IMUX.IMUX12
BRAMISOCMDCRRDDBUS25inputTCELL50:IMUX.IMUX13
BRAMISOCMDCRRDDBUS26inputTCELL50:IMUX.IMUX14
BRAMISOCMDCRRDDBUS27inputTCELL50:IMUX.IMUX15
BRAMISOCMDCRRDDBUS28inputTCELL49:IMUX.IMUX12
BRAMISOCMDCRRDDBUS29inputTCELL49:IMUX.IMUX13
BRAMISOCMDCRRDDBUS3inputTCELL54:IMUX.IMUX15
BRAMISOCMDCRRDDBUS30inputTCELL49:IMUX.IMUX14
BRAMISOCMDCRRDDBUS31inputTCELL49:IMUX.IMUX15
BRAMISOCMDCRRDDBUS4inputTCELL53:IMUX.IMUX10
BRAMISOCMDCRRDDBUS5inputTCELL53:IMUX.IMUX11
BRAMISOCMDCRRDDBUS6inputTCELL53:IMUX.IMUX12
BRAMISOCMDCRRDDBUS7inputTCELL53:IMUX.IMUX13
BRAMISOCMDCRRDDBUS8inputTCELL52:IMUX.IMUX8
BRAMISOCMDCRRDDBUS9inputTCELL52:IMUX.IMUX9
BRAMISOCMRDDBUS0inputTCELL54:IMUX.IMUX0
BRAMISOCMRDDBUS1inputTCELL54:IMUX.IMUX1
BRAMISOCMRDDBUS10inputTCELL52:IMUX.IMUX2
BRAMISOCMRDDBUS11inputTCELL52:IMUX.IMUX3
BRAMISOCMRDDBUS12inputTCELL51:IMUX.IMUX0
BRAMISOCMRDDBUS13inputTCELL51:IMUX.IMUX1
BRAMISOCMRDDBUS14inputTCELL51:IMUX.IMUX2
BRAMISOCMRDDBUS15inputTCELL51:IMUX.IMUX3
BRAMISOCMRDDBUS16inputTCELL54:IMUX.IMUX4
BRAMISOCMRDDBUS17inputTCELL54:IMUX.IMUX5
BRAMISOCMRDDBUS18inputTCELL54:IMUX.IMUX6
BRAMISOCMRDDBUS19inputTCELL54:IMUX.IMUX7
BRAMISOCMRDDBUS2inputTCELL54:IMUX.IMUX2
BRAMISOCMRDDBUS20inputTCELL53:IMUX.IMUX4
BRAMISOCMRDDBUS21inputTCELL53:IMUX.IMUX5
BRAMISOCMRDDBUS22inputTCELL53:IMUX.IMUX6
BRAMISOCMRDDBUS23inputTCELL53:IMUX.IMUX7
BRAMISOCMRDDBUS24inputTCELL52:IMUX.IMUX4
BRAMISOCMRDDBUS25inputTCELL52:IMUX.IMUX5
BRAMISOCMRDDBUS26inputTCELL52:IMUX.IMUX6
BRAMISOCMRDDBUS27inputTCELL52:IMUX.IMUX7
BRAMISOCMRDDBUS28inputTCELL51:IMUX.IMUX4
BRAMISOCMRDDBUS29inputTCELL51:IMUX.IMUX5
BRAMISOCMRDDBUS3inputTCELL54:IMUX.IMUX3
BRAMISOCMRDDBUS30inputTCELL51:IMUX.IMUX6
BRAMISOCMRDDBUS31inputTCELL51:IMUX.IMUX7
BRAMISOCMRDDBUS32inputTCELL50:IMUX.IMUX0
BRAMISOCMRDDBUS33inputTCELL50:IMUX.IMUX1
BRAMISOCMRDDBUS34inputTCELL50:IMUX.IMUX2
BRAMISOCMRDDBUS35inputTCELL50:IMUX.IMUX3
BRAMISOCMRDDBUS36inputTCELL49:IMUX.IMUX0
BRAMISOCMRDDBUS37inputTCELL49:IMUX.IMUX1
BRAMISOCMRDDBUS38inputTCELL49:IMUX.IMUX2
BRAMISOCMRDDBUS39inputTCELL49:IMUX.IMUX3
BRAMISOCMRDDBUS4inputTCELL53:IMUX.IMUX0
BRAMISOCMRDDBUS40inputTCELL48:IMUX.IMUX0
BRAMISOCMRDDBUS41inputTCELL48:IMUX.IMUX1
BRAMISOCMRDDBUS42inputTCELL48:IMUX.IMUX2
BRAMISOCMRDDBUS43inputTCELL48:IMUX.IMUX3
BRAMISOCMRDDBUS44inputTCELL48:IMUX.IMUX8
BRAMISOCMRDDBUS45inputTCELL48:IMUX.IMUX9
BRAMISOCMRDDBUS46inputTCELL48:IMUX.IMUX10
BRAMISOCMRDDBUS47inputTCELL48:IMUX.IMUX11
BRAMISOCMRDDBUS48inputTCELL50:IMUX.IMUX4
BRAMISOCMRDDBUS49inputTCELL50:IMUX.IMUX5
BRAMISOCMRDDBUS5inputTCELL53:IMUX.IMUX1
BRAMISOCMRDDBUS50inputTCELL50:IMUX.IMUX6
BRAMISOCMRDDBUS51inputTCELL50:IMUX.IMUX7
BRAMISOCMRDDBUS52inputTCELL49:IMUX.IMUX4
BRAMISOCMRDDBUS53inputTCELL49:IMUX.IMUX5
BRAMISOCMRDDBUS54inputTCELL49:IMUX.IMUX6
BRAMISOCMRDDBUS55inputTCELL49:IMUX.IMUX7
BRAMISOCMRDDBUS56inputTCELL48:IMUX.IMUX4
BRAMISOCMRDDBUS57inputTCELL48:IMUX.IMUX5
BRAMISOCMRDDBUS58inputTCELL48:IMUX.IMUX6
BRAMISOCMRDDBUS59inputTCELL48:IMUX.IMUX7
BRAMISOCMRDDBUS6inputTCELL53:IMUX.IMUX2
BRAMISOCMRDDBUS60inputTCELL49:IMUX.IMUX8
BRAMISOCMRDDBUS61inputTCELL49:IMUX.IMUX9
BRAMISOCMRDDBUS62inputTCELL49:IMUX.IMUX10
BRAMISOCMRDDBUS63inputTCELL49:IMUX.IMUX11
BRAMISOCMRDDBUS7inputTCELL53:IMUX.IMUX3
BRAMISOCMRDDBUS8inputTCELL52:IMUX.IMUX0
BRAMISOCMRDDBUS9inputTCELL52:IMUX.IMUX1
C405CPMCLOCKFBoutputTCELL36:OUT.SEC3
C405CPMCORESLEEPREQoutputTCELL8:OUT.BEST7
C405CPMMSRCEoutputTCELL8:OUT.SEC0
C405CPMMSREEoutputTCELL8:OUT.SEC1
C405CPMTIMERIRQoutputTCELL8:OUT.SEC2
C405CPMTIMERRESETREQoutputTCELL8:OUT.SEC3
C405DBGLOADDATAONAPUDBUSoutputTCELL12:OUT.SEC3
C405DBGMSRWEoutputTCELL12:OUT.BEST6
C405DBGSTOPACKoutputTCELL13:OUT.SEC3
C405DBGWBCOMPLETEoutputTCELL13:OUT.BEST6
C405DBGWBFULLoutputTCELL8:OUT.BEST6
C405DBGWBIAR0outputTCELL15:OUT.SEC0
C405DBGWBIAR1outputTCELL15:OUT.SEC1
C405DBGWBIAR10outputTCELL13:OUT.SEC1
C405DBGWBIAR11outputTCELL13:OUT.SEC2
C405DBGWBIAR12outputTCELL12:OUT.BEST7
C405DBGWBIAR13outputTCELL12:OUT.SEC0
C405DBGWBIAR14outputTCELL12:OUT.SEC1
C405DBGWBIAR15outputTCELL12:OUT.SEC2
C405DBGWBIAR16outputTCELL11:OUT.BEST4
C405DBGWBIAR17outputTCELL11:OUT.BEST5
C405DBGWBIAR18outputTCELL11:OUT.BEST6
C405DBGWBIAR19outputTCELL11:OUT.BEST7
C405DBGWBIAR2outputTCELL15:OUT.SEC2
C405DBGWBIAR20outputTCELL10:OUT.BEST4
C405DBGWBIAR21outputTCELL10:OUT.BEST5
C405DBGWBIAR22outputTCELL10:OUT.BEST6
C405DBGWBIAR23outputTCELL10:OUT.BEST7
C405DBGWBIAR24outputTCELL9:OUT.BEST4
C405DBGWBIAR25outputTCELL9:OUT.BEST5
C405DBGWBIAR26outputTCELL9:OUT.BEST6
C405DBGWBIAR27outputTCELL9:OUT.BEST7
C405DBGWBIAR28outputTCELL8:OUT.BEST4
C405DBGWBIAR29outputTCELL8:OUT.BEST5
C405DBGWBIAR3outputTCELL15:OUT.SEC3
C405DBGWBIAR4outputTCELL14:OUT.SEC0
C405DBGWBIAR5outputTCELL14:OUT.SEC1
C405DBGWBIAR6outputTCELL14:OUT.SEC2
C405DBGWBIAR7outputTCELL14:OUT.SEC3
C405DBGWBIAR8outputTCELL13:OUT.BEST7
C405DBGWBIAR9outputTCELL13:OUT.SEC0
C405DSOCMCACHEABLEoutputTCELL7:OUT.HALF.BOT0, TCELL7:OUT.HALF.TOP0
C405DSOCMGUARDEDoutputTCELL7:OUT.HALF.BOT1, TCELL7:OUT.HALF.TOP1
C405DSOCMSTRINGMULTIPLEoutputTCELL7:OUT.HALF.BOT2, TCELL7:OUT.HALF.TOP2
C405DSOCMU0ATTRoutputTCELL7:OUT.HALF.BOT3, TCELL7:OUT.HALF.TOP3
C405ISOCMCACHEABLEoutputTCELL49:OUT.HALF.BOT4, TCELL49:OUT.HALF.TOP4
C405ISOCMCONTEXTSYNCoutputTCELL49:OUT.HALF.BOT5, TCELL49:OUT.HALF.TOP5
C405ISOCMU0ATTRoutputTCELL49:OUT.HALF.BOT6, TCELL49:OUT.HALF.TOP6
C405JTGCAPTUREDRoutputTCELL48:OUT.BEST0
C405JTGEXTESToutputTCELL48:OUT.BEST1
C405JTGPGMOUToutputTCELL48:OUT.BEST2
C405JTGSHIFTDRoutputTCELL4:OUT.SEC0
C405JTGTDOoutputTCELL4:OUT.SEC1
C405JTGTDOENoutputTCELL4:OUT.SEC2
C405JTGUPDATEDRoutputTCELL4:OUT.SEC3
C405PLBDCUABORToutputTCELL39:OUT.BEST7
C405PLBDCUABUS0outputTCELL35:OUT.BEST4
C405PLBDCUABUS1outputTCELL35:OUT.BEST5
C405PLBDCUABUS10outputTCELL33:OUT.BEST6
C405PLBDCUABUS11outputTCELL33:OUT.BEST7
C405PLBDCUABUS12outputTCELL32:OUT.BEST4
C405PLBDCUABUS13outputTCELL32:OUT.BEST5
C405PLBDCUABUS14outputTCELL32:OUT.BEST6
C405PLBDCUABUS15outputTCELL32:OUT.BEST7
C405PLBDCUABUS16outputTCELL31:OUT.BEST4
C405PLBDCUABUS17outputTCELL31:OUT.BEST5
C405PLBDCUABUS18outputTCELL31:OUT.BEST6
C405PLBDCUABUS19outputTCELL31:OUT.BEST7
C405PLBDCUABUS2outputTCELL35:OUT.BEST6
C405PLBDCUABUS20outputTCELL30:OUT.BEST4
C405PLBDCUABUS21outputTCELL30:OUT.BEST5
C405PLBDCUABUS22outputTCELL30:OUT.BEST6
C405PLBDCUABUS23outputTCELL30:OUT.BEST7
C405PLBDCUABUS24outputTCELL29:OUT.BEST4
C405PLBDCUABUS25outputTCELL29:OUT.BEST5
C405PLBDCUABUS26outputTCELL29:OUT.BEST6
C405PLBDCUABUS27outputTCELL29:OUT.BEST7
C405PLBDCUABUS28outputTCELL28:OUT.BEST4
C405PLBDCUABUS29outputTCELL28:OUT.BEST5
C405PLBDCUABUS3outputTCELL35:OUT.BEST7
C405PLBDCUABUS30outputTCELL28:OUT.BEST6
C405PLBDCUABUS31outputTCELL28:OUT.BEST7
C405PLBDCUABUS4outputTCELL34:OUT.BEST4
C405PLBDCUABUS5outputTCELL34:OUT.BEST5
C405PLBDCUABUS6outputTCELL34:OUT.BEST6
C405PLBDCUABUS7outputTCELL34:OUT.BEST7
C405PLBDCUABUS8outputTCELL33:OUT.BEST4
C405PLBDCUABUS9outputTCELL33:OUT.BEST5
C405PLBDCUBE0outputTCELL36:OUT.BEST4
C405PLBDCUBE1outputTCELL36:OUT.BEST5
C405PLBDCUBE2outputTCELL36:OUT.BEST6
C405PLBDCUBE3outputTCELL36:OUT.BEST7
C405PLBDCUBE4outputTCELL26:OUT.BEST4
C405PLBDCUBE5outputTCELL26:OUT.BEST5
C405PLBDCUBE6outputTCELL26:OUT.BEST6
C405PLBDCUBE7outputTCELL26:OUT.BEST7
C405PLBDCUCACHEABLEoutputTCELL27:OUT.SEC2
C405PLBDCUGUARDEDoutputTCELL37:OUT.BEST4
C405PLBDCUPRIORITY0outputTCELL39:OUT.BEST5
C405PLBDCUPRIORITY1outputTCELL39:OUT.BEST6
C405PLBDCUREQUESToutputTCELL39:OUT.BEST4
C405PLBDCURNWoutputTCELL37:OUT.BEST6
C405PLBDCUSIZE2outputTCELL27:OUT.SEC0
C405PLBDCUU0ATTRoutputTCELL27:OUT.SEC1
C405PLBDCUWRDBUS0outputTCELL39:OUT.BEST0
C405PLBDCUWRDBUS1outputTCELL39:OUT.BEST1
C405PLBDCUWRDBUS10outputTCELL37:OUT.BEST2
C405PLBDCUWRDBUS11outputTCELL37:OUT.BEST3
C405PLBDCUWRDBUS12outputTCELL36:OUT.BEST0
C405PLBDCUWRDBUS13outputTCELL36:OUT.BEST1
C405PLBDCUWRDBUS14outputTCELL36:OUT.BEST2
C405PLBDCUWRDBUS15outputTCELL36:OUT.BEST3
C405PLBDCUWRDBUS16outputTCELL35:OUT.BEST0
C405PLBDCUWRDBUS17outputTCELL35:OUT.BEST1
C405PLBDCUWRDBUS18outputTCELL35:OUT.BEST2
C405PLBDCUWRDBUS19outputTCELL35:OUT.BEST3
C405PLBDCUWRDBUS2outputTCELL39:OUT.BEST2
C405PLBDCUWRDBUS20outputTCELL34:OUT.BEST0
C405PLBDCUWRDBUS21outputTCELL34:OUT.BEST1
C405PLBDCUWRDBUS22outputTCELL34:OUT.BEST2
C405PLBDCUWRDBUS23outputTCELL34:OUT.BEST3
C405PLBDCUWRDBUS24outputTCELL33:OUT.BEST0
C405PLBDCUWRDBUS25outputTCELL33:OUT.BEST1
C405PLBDCUWRDBUS26outputTCELL33:OUT.BEST2
C405PLBDCUWRDBUS27outputTCELL33:OUT.BEST3
C405PLBDCUWRDBUS28outputTCELL32:OUT.BEST0
C405PLBDCUWRDBUS29outputTCELL32:OUT.BEST1
C405PLBDCUWRDBUS3outputTCELL39:OUT.BEST3
C405PLBDCUWRDBUS30outputTCELL32:OUT.BEST2
C405PLBDCUWRDBUS31outputTCELL32:OUT.BEST3
C405PLBDCUWRDBUS32outputTCELL31:OUT.BEST0
C405PLBDCUWRDBUS33outputTCELL31:OUT.BEST1
C405PLBDCUWRDBUS34outputTCELL31:OUT.BEST2
C405PLBDCUWRDBUS35outputTCELL31:OUT.BEST3
C405PLBDCUWRDBUS36outputTCELL30:OUT.BEST0
C405PLBDCUWRDBUS37outputTCELL30:OUT.BEST1
C405PLBDCUWRDBUS38outputTCELL30:OUT.BEST2
C405PLBDCUWRDBUS39outputTCELL30:OUT.BEST3
C405PLBDCUWRDBUS4outputTCELL38:OUT.BEST0
C405PLBDCUWRDBUS40outputTCELL29:OUT.BEST0
C405PLBDCUWRDBUS41outputTCELL29:OUT.BEST1
C405PLBDCUWRDBUS42outputTCELL29:OUT.BEST2
C405PLBDCUWRDBUS43outputTCELL29:OUT.BEST3
C405PLBDCUWRDBUS44outputTCELL28:OUT.BEST0
C405PLBDCUWRDBUS45outputTCELL28:OUT.BEST1
C405PLBDCUWRDBUS46outputTCELL28:OUT.BEST2
C405PLBDCUWRDBUS47outputTCELL28:OUT.BEST3
C405PLBDCUWRDBUS48outputTCELL27:OUT.BEST0
C405PLBDCUWRDBUS49outputTCELL27:OUT.BEST1
C405PLBDCUWRDBUS5outputTCELL38:OUT.BEST1
C405PLBDCUWRDBUS50outputTCELL27:OUT.BEST2
C405PLBDCUWRDBUS51outputTCELL27:OUT.BEST3
C405PLBDCUWRDBUS52outputTCELL26:OUT.BEST0
C405PLBDCUWRDBUS53outputTCELL26:OUT.BEST1
C405PLBDCUWRDBUS54outputTCELL26:OUT.BEST2
C405PLBDCUWRDBUS55outputTCELL26:OUT.BEST3
C405PLBDCUWRDBUS56outputTCELL25:OUT.BEST0
C405PLBDCUWRDBUS57outputTCELL25:OUT.BEST1
C405PLBDCUWRDBUS58outputTCELL25:OUT.BEST2
C405PLBDCUWRDBUS59outputTCELL25:OUT.BEST3
C405PLBDCUWRDBUS6outputTCELL38:OUT.BEST2
C405PLBDCUWRDBUS60outputTCELL24:OUT.BEST0
C405PLBDCUWRDBUS61outputTCELL24:OUT.BEST1
C405PLBDCUWRDBUS62outputTCELL24:OUT.BEST2
C405PLBDCUWRDBUS63outputTCELL24:OUT.BEST3
C405PLBDCUWRDBUS7outputTCELL38:OUT.BEST3
C405PLBDCUWRDBUS8outputTCELL37:OUT.BEST0
C405PLBDCUWRDBUS9outputTCELL37:OUT.BEST1
C405PLBDCUWRITETHRUoutputTCELL37:OUT.BEST5
C405PLBICUABORToutputTCELL27:OUT.BEST7
C405PLBICUABUS0outputTCELL35:OUT.SEC0
C405PLBICUABUS1outputTCELL35:OUT.SEC1
C405PLBICUABUS10outputTCELL33:OUT.SEC2
C405PLBICUABUS11outputTCELL33:OUT.SEC3
C405PLBICUABUS12outputTCELL32:OUT.SEC0
C405PLBICUABUS13outputTCELL32:OUT.SEC1
C405PLBICUABUS14outputTCELL32:OUT.SEC2
C405PLBICUABUS15outputTCELL32:OUT.SEC3
C405PLBICUABUS16outputTCELL31:OUT.SEC0
C405PLBICUABUS17outputTCELL31:OUT.SEC1
C405PLBICUABUS18outputTCELL31:OUT.SEC2
C405PLBICUABUS19outputTCELL31:OUT.SEC3
C405PLBICUABUS2outputTCELL35:OUT.SEC2
C405PLBICUABUS20outputTCELL30:OUT.SEC0
C405PLBICUABUS21outputTCELL30:OUT.SEC1
C405PLBICUABUS22outputTCELL30:OUT.SEC2
C405PLBICUABUS23outputTCELL30:OUT.SEC3
C405PLBICUABUS24outputTCELL29:OUT.SEC0
C405PLBICUABUS25outputTCELL29:OUT.SEC1
C405PLBICUABUS26outputTCELL29:OUT.SEC2
C405PLBICUABUS27outputTCELL29:OUT.SEC3
C405PLBICUABUS28outputTCELL28:OUT.SEC0
C405PLBICUABUS29outputTCELL28:OUT.SEC1
C405PLBICUABUS3outputTCELL35:OUT.SEC3
C405PLBICUABUS4outputTCELL34:OUT.SEC0
C405PLBICUABUS5outputTCELL34:OUT.SEC1
C405PLBICUABUS6outputTCELL34:OUT.SEC2
C405PLBICUABUS7outputTCELL34:OUT.SEC3
C405PLBICUABUS8outputTCELL33:OUT.SEC0
C405PLBICUABUS9outputTCELL33:OUT.SEC1
C405PLBICUCACHEABLEoutputTCELL27:OUT.SEC3
C405PLBICUPRIORITY0outputTCELL27:OUT.BEST5
C405PLBICUPRIORITY1outputTCELL27:OUT.BEST6
C405PLBICUREQUESToutputTCELL27:OUT.BEST4
C405PLBICUSIZE2outputTCELL26:OUT.SEC0
C405PLBICUSIZE3outputTCELL26:OUT.SEC1
C405PLBICUU0ATTRoutputTCELL26:OUT.SEC2
C405RSTCHIPRESETREQoutputTCELL9:OUT.SEC1
C405RSTCORERESETREQoutputTCELL9:OUT.SEC2
C405RSTSYSRESETREQoutputTCELL9:OUT.SEC3
C405TESTRESERVE1inputTCELL11:IMUX.SR1
C405TESTRESERVE2inputTCELL11:IMUX.SR2
C405TRCCYCLEoutputTCELL26:OUT.SEC3
C405TRCEVENEXECUTIONSTATUS0outputTCELL48:OUT.BEST3
C405TRCEVENEXECUTIONSTATUS1outputTCELL48:OUT.BEST4
C405TRCODDEXECUTIONSTATUS0outputTCELL48:OUT.BEST5
C405TRCODDEXECUTIONSTATUS1outputTCELL48:OUT.BEST6
C405TRCTRACESTATUS0outputTCELL25:OUT.SEC0
C405TRCTRACESTATUS1outputTCELL25:OUT.SEC1
C405TRCTRACESTATUS2outputTCELL25:OUT.SEC2
C405TRCTRACESTATUS3outputTCELL25:OUT.SEC3
C405TRCTRIGGEREVENTOUToutputTCELL25:OUT.BEST7
C405TRCTRIGGEREVENTTYPE0outputTCELL24:OUT.BEST4
C405TRCTRIGGEREVENTTYPE1outputTCELL24:OUT.BEST5
C405TRCTRIGGEREVENTTYPE10outputTCELL25:OUT.BEST6
C405TRCTRIGGEREVENTTYPE2outputTCELL24:OUT.BEST6
C405TRCTRIGGEREVENTTYPE3outputTCELL24:OUT.BEST7
C405TRCTRIGGEREVENTTYPE4outputTCELL24:OUT.SEC0
C405TRCTRIGGEREVENTTYPE5outputTCELL24:OUT.SEC1
C405TRCTRIGGEREVENTTYPE6outputTCELL24:OUT.SEC2
C405TRCTRIGGEREVENTTYPE7outputTCELL24:OUT.SEC3
C405TRCTRIGGEREVENTTYPE8outputTCELL25:OUT.BEST4
C405TRCTRIGGEREVENTTYPE9outputTCELL25:OUT.BEST5
C405XXXMACHINECHECKoutputTCELL9:OUT.SEC0
CPMC405CLOCKinputTCELL53:IMUX.CLK0
CPMC405CLOCKFBENABLEinputTCELL54:IMUX.SR2
CPMC405CORECLKINACTIVEinputTCELL15:IMUX.IMUX5
CPMC405CPUCLKENinputTCELL14:IMUX.IMUX9
CPMC405JTAGCLKENinputTCELL14:IMUX.IMUX10
CPMC405PLBSAMPLECYCLEinputTCELL12:IMUX.IMUX7
CPMC405PLBSAMPLECYCLEALTinputTCELL8:IMUX.IMUX11
CPMC405PLBSYNCCLOCKinputTCELL8:IMUX.IMUX12
CPMC405SYNCBYPASSinputTCELL11:IMUX.IMUX4
CPMC405TIMERCLKENinputTCELL14:IMUX.IMUX7
CPMC405TIMERTICKinputTCELL14:IMUX.IMUX8
CPMDCRCLKinputTCELL7:IMUX.CLK0
CPMFCMCLKinputTCELL60:IMUX.CLK0
DBGC405DEBUGHALTinputTCELL14:IMUX.IMUX4
DBGC405EXTBUSHOLDACKinputTCELL14:IMUX.IMUX5
DBGC405UNCONDDEBUGEVENTinputTCELL14:IMUX.IMUX6
DCREMACENABLERoutputTCELL2:OUT.BEST7
DIAGOUToutputTCELL5:OUT.HALF.BOT0, TCELL5:OUT.HALF.TOP0
DSARCVALUE0inputTCELL55:IMUX.CE0
DSARCVALUE1inputTCELL55:IMUX.CE1
DSARCVALUE2inputTCELL55:IMUX.CE2
DSARCVALUE3inputTCELL55:IMUX.CE3
DSARCVALUE4inputTCELL55:IMUX.SR0
DSARCVALUE5inputTCELL55:IMUX.SR1
DSARCVALUE6inputTCELL55:IMUX.SR2
DSARCVALUE7inputTCELL55:IMUX.SR3
DSCNTLVALUE0inputTCELL56:IMUX.CE0
DSCNTLVALUE1inputTCELL56:IMUX.CE1
DSCNTLVALUE2inputTCELL56:IMUX.CE2
DSCNTLVALUE3inputTCELL56:IMUX.CE3
DSCNTLVALUE4inputTCELL56:IMUX.SR0
DSCNTLVALUE5inputTCELL56:IMUX.SR1
DSCNTLVALUE6inputTCELL56:IMUX.SR2
DSCNTLVALUE7inputTCELL56:IMUX.SR3
DSOCMBRAMABUS10outputTCELL21:OUT.SEC2
DSOCMBRAMABUS11outputTCELL21:OUT.SEC3
DSOCMBRAMABUS12outputTCELL23:OUT.SEC0
DSOCMBRAMABUS13outputTCELL23:OUT.SEC1
DSOCMBRAMABUS14outputTCELL23:OUT.SEC2
DSOCMBRAMABUS15outputTCELL23:OUT.SEC3
DSOCMBRAMABUS16outputTCELL56:OUT.BEST4
DSOCMBRAMABUS17outputTCELL56:OUT.BEST5
DSOCMBRAMABUS18outputTCELL56:OUT.BEST6
DSOCMBRAMABUS19outputTCELL56:OUT.BEST7
DSOCMBRAMABUS20outputTCELL56:OUT.SEC0
DSOCMBRAMABUS21outputTCELL56:OUT.SEC1
DSOCMBRAMABUS22outputTCELL56:OUT.SEC2
DSOCMBRAMABUS23outputTCELL56:OUT.SEC3
DSOCMBRAMABUS24outputTCELL55:OUT.SEC0
DSOCMBRAMABUS25outputTCELL55:OUT.SEC1
DSOCMBRAMABUS26outputTCELL55:OUT.SEC2
DSOCMBRAMABUS27outputTCELL55:OUT.SEC3
DSOCMBRAMABUS28outputTCELL57:OUT.SEC0
DSOCMBRAMABUS29outputTCELL57:OUT.SEC1
DSOCMBRAMABUS8outputTCELL21:OUT.SEC0
DSOCMBRAMABUS9outputTCELL21:OUT.SEC1
DSOCMBRAMBYTEWRITE0outputTCELL57:OUT.BEST4
DSOCMBRAMBYTEWRITE1outputTCELL57:OUT.BEST5
DSOCMBRAMBYTEWRITE2outputTCELL57:OUT.BEST6
DSOCMBRAMBYTEWRITE3outputTCELL57:OUT.BEST7
DSOCMBRAMENoutputTCELL57:OUT.SEC2
DSOCMBRAMWRDBUS0outputTCELL55:OUT.BEST0
DSOCMBRAMWRDBUS1outputTCELL55:OUT.BEST1
DSOCMBRAMWRDBUS10outputTCELL56:OUT.BEST2
DSOCMBRAMWRDBUS11outputTCELL56:OUT.BEST3
DSOCMBRAMWRDBUS12outputTCELL57:OUT.BEST0
DSOCMBRAMWRDBUS13outputTCELL57:OUT.BEST1
DSOCMBRAMWRDBUS14outputTCELL57:OUT.BEST2
DSOCMBRAMWRDBUS15outputTCELL57:OUT.BEST3
DSOCMBRAMWRDBUS16outputTCELL58:OUT.BEST0
DSOCMBRAMWRDBUS17outputTCELL58:OUT.BEST1
DSOCMBRAMWRDBUS18outputTCELL58:OUT.BEST2
DSOCMBRAMWRDBUS19outputTCELL58:OUT.BEST3
DSOCMBRAMWRDBUS2outputTCELL55:OUT.BEST2
DSOCMBRAMWRDBUS20outputTCELL59:OUT.BEST0
DSOCMBRAMWRDBUS21outputTCELL59:OUT.BEST1
DSOCMBRAMWRDBUS22outputTCELL59:OUT.BEST2
DSOCMBRAMWRDBUS23outputTCELL59:OUT.BEST3
DSOCMBRAMWRDBUS24outputTCELL60:OUT.BEST0
DSOCMBRAMWRDBUS25outputTCELL60:OUT.BEST1
DSOCMBRAMWRDBUS26outputTCELL60:OUT.BEST2
DSOCMBRAMWRDBUS27outputTCELL60:OUT.BEST3
DSOCMBRAMWRDBUS28outputTCELL61:OUT.BEST0
DSOCMBRAMWRDBUS29outputTCELL61:OUT.BEST1
DSOCMBRAMWRDBUS3outputTCELL55:OUT.BEST3
DSOCMBRAMWRDBUS30outputTCELL61:OUT.BEST2
DSOCMBRAMWRDBUS31outputTCELL61:OUT.BEST3
DSOCMBRAMWRDBUS4outputTCELL55:OUT.BEST4
DSOCMBRAMWRDBUS5outputTCELL55:OUT.BEST5
DSOCMBRAMWRDBUS6outputTCELL55:OUT.BEST6
DSOCMBRAMWRDBUS7outputTCELL55:OUT.BEST7
DSOCMBRAMWRDBUS8outputTCELL56:OUT.BEST0
DSOCMBRAMWRDBUS9outputTCELL56:OUT.BEST1
DSOCMBUSYoutputTCELL38:OUT.SEC0
DSOCMRDADDRVALIDoutputTCELL57:OUT.SEC3
DSOCMRWCOMPLETEinputTCELL57:IMUX.IMUX7
DSOCMWRADDRVALIDoutputTCELL22:OUT.SEC4
EICC405CRITINPUTIRQinputTCELL53:IMUX.IMUX8
EICC405EXTINPUTIRQinputTCELL53:IMUX.IMUX9
EXTDCRABUS0outputTCELL15:OUT.BEST4
EXTDCRABUS1outputTCELL15:OUT.BEST5
EXTDCRABUS2outputTCELL15:OUT.BEST6
EXTDCRABUS3outputTCELL15:OUT.BEST7
EXTDCRABUS4outputTCELL14:OUT.BEST4
EXTDCRABUS5outputTCELL14:OUT.BEST5
EXTDCRABUS6outputTCELL14:OUT.BEST6
EXTDCRABUS7outputTCELL14:OUT.BEST7
EXTDCRABUS8outputTCELL13:OUT.BEST5
EXTDCRABUS9outputTCELL13:OUT.BEST4
EXTDCRACKinputTCELL15:IMUX.IMUX4
EXTDCRDBUSIN0inputTCELL15:IMUX.IMUX0
EXTDCRDBUSIN1inputTCELL15:IMUX.IMUX1
EXTDCRDBUSIN10inputTCELL13:IMUX.IMUX2
EXTDCRDBUSIN11inputTCELL13:IMUX.IMUX3
EXTDCRDBUSIN12inputTCELL12:IMUX.IMUX0
EXTDCRDBUSIN13inputTCELL12:IMUX.IMUX1
EXTDCRDBUSIN14inputTCELL12:IMUX.IMUX2
EXTDCRDBUSIN15inputTCELL12:IMUX.IMUX3
EXTDCRDBUSIN16inputTCELL11:IMUX.IMUX0
EXTDCRDBUSIN17inputTCELL11:IMUX.IMUX1
EXTDCRDBUSIN18inputTCELL11:IMUX.IMUX2
EXTDCRDBUSIN19inputTCELL11:IMUX.IMUX3
EXTDCRDBUSIN2inputTCELL15:IMUX.IMUX2
EXTDCRDBUSIN20inputTCELL10:IMUX.IMUX0
EXTDCRDBUSIN21inputTCELL10:IMUX.IMUX1
EXTDCRDBUSIN22inputTCELL10:IMUX.IMUX2
EXTDCRDBUSIN23inputTCELL10:IMUX.IMUX3
EXTDCRDBUSIN24inputTCELL9:IMUX.IMUX0
EXTDCRDBUSIN25inputTCELL9:IMUX.IMUX1
EXTDCRDBUSIN26inputTCELL9:IMUX.IMUX2
EXTDCRDBUSIN27inputTCELL9:IMUX.IMUX3
EXTDCRDBUSIN28inputTCELL8:IMUX.IMUX0
EXTDCRDBUSIN29inputTCELL8:IMUX.IMUX1
EXTDCRDBUSIN3inputTCELL15:IMUX.IMUX3
EXTDCRDBUSIN30inputTCELL8:IMUX.IMUX2
EXTDCRDBUSIN31inputTCELL8:IMUX.IMUX3
EXTDCRDBUSIN4inputTCELL14:IMUX.IMUX0
EXTDCRDBUSIN5inputTCELL14:IMUX.IMUX1
EXTDCRDBUSIN6inputTCELL14:IMUX.IMUX2
EXTDCRDBUSIN7inputTCELL14:IMUX.IMUX3
EXTDCRDBUSIN8inputTCELL13:IMUX.IMUX0
EXTDCRDBUSIN9inputTCELL13:IMUX.IMUX1
EXTDCRDBUSOUT0outputTCELL15:OUT.BEST0
EXTDCRDBUSOUT1outputTCELL15:OUT.BEST1
EXTDCRDBUSOUT10outputTCELL13:OUT.BEST2
EXTDCRDBUSOUT11outputTCELL13:OUT.BEST3
EXTDCRDBUSOUT12outputTCELL12:OUT.BEST0
EXTDCRDBUSOUT13outputTCELL12:OUT.BEST1
EXTDCRDBUSOUT14outputTCELL12:OUT.BEST2
EXTDCRDBUSOUT15outputTCELL12:OUT.BEST3
EXTDCRDBUSOUT16outputTCELL11:OUT.BEST0
EXTDCRDBUSOUT17outputTCELL11:OUT.BEST1
EXTDCRDBUSOUT18outputTCELL11:OUT.BEST2
EXTDCRDBUSOUT19outputTCELL11:OUT.BEST3
EXTDCRDBUSOUT2outputTCELL15:OUT.BEST2
EXTDCRDBUSOUT20outputTCELL10:OUT.BEST0
EXTDCRDBUSOUT21outputTCELL10:OUT.BEST1
EXTDCRDBUSOUT22outputTCELL10:OUT.BEST2
EXTDCRDBUSOUT23outputTCELL10:OUT.BEST3
EXTDCRDBUSOUT24outputTCELL9:OUT.BEST0
EXTDCRDBUSOUT25outputTCELL9:OUT.BEST1
EXTDCRDBUSOUT26outputTCELL9:OUT.BEST2
EXTDCRDBUSOUT27outputTCELL9:OUT.BEST3
EXTDCRDBUSOUT28outputTCELL8:OUT.BEST0
EXTDCRDBUSOUT29outputTCELL8:OUT.BEST1
EXTDCRDBUSOUT3outputTCELL15:OUT.BEST3
EXTDCRDBUSOUT30outputTCELL8:OUT.BEST2
EXTDCRDBUSOUT31outputTCELL8:OUT.BEST3
EXTDCRDBUSOUT4outputTCELL14:OUT.BEST0
EXTDCRDBUSOUT5outputTCELL14:OUT.BEST1
EXTDCRDBUSOUT6outputTCELL14:OUT.BEST2
EXTDCRDBUSOUT7outputTCELL14:OUT.BEST3
EXTDCRDBUSOUT8outputTCELL13:OUT.BEST0
EXTDCRDBUSOUT9outputTCELL13:OUT.BEST1
EXTDCRREADoutputTCELL12:OUT.BEST4
EXTDCRWRITEoutputTCELL12:OUT.BEST5
FCMAPUCR0inputTCELL40:IMUX.IMUX4
FCMAPUCR1inputTCELL40:IMUX.IMUX5
FCMAPUCR2inputTCELL40:IMUX.IMUX6
FCMAPUCR3inputTCELL40:IMUX.IMUX7
FCMAPUDCDCRENinputTCELL47:IMUX.IMUX7
FCMAPUDCDFORCEALIGNinputTCELL44:IMUX.IMUX4
FCMAPUDCDFORCEBESTEERINGinputTCELL60:IMUX.IMUX4
FCMAPUDCDFPUOPinputTCELL40:IMUX.IMUX10
FCMAPUDCDGPRWRITEinputTCELL61:IMUX.IMUX5
FCMAPUDCDLDSTBYTEinputTCELL56:IMUX.IMUX0
FCMAPUDCDLDSTDWinputTCELL56:IMUX.IMUX3
FCMAPUDCDLDSTHWinputTCELL56:IMUX.IMUX1
FCMAPUDCDLDSTQWinputTCELL56:IMUX.IMUX4
FCMAPUDCDLDSTWDinputTCELL56:IMUX.IMUX2
FCMAPUDCDLOADinputTCELL57:IMUX.IMUX8
FCMAPUDCDPRIVOPinputTCELL47:IMUX.IMUX6
FCMAPUDCDRAENinputTCELL61:IMUX.IMUX6
FCMAPUDCDRBENinputTCELL61:IMUX.IMUX7
FCMAPUDCDSTOREinputTCELL57:IMUX.IMUX9
FCMAPUDCDTRAPBEinputTCELL56:IMUX.IMUX5
FCMAPUDCDTRAPLEinputTCELL56:IMUX.IMUX6
FCMAPUDCDUPDATEinputTCELL61:IMUX.IMUX4
FCMAPUDCDXERCAENinputTCELL47:IMUX.IMUX4
FCMAPUDCDXEROVENinputTCELL47:IMUX.IMUX5
FCMAPUDECODEBUSYinputTCELL38:IMUX.IMUX4
FCMAPUDONEinputTCELL40:IMUX.IMUX11
FCMAPUEXCEPTIONinputTCELL39:IMUX.IMUX4
FCMAPUEXEBLOCKINGMCOinputTCELL58:IMUX.IMUX8
FCMAPUEXECRFIELD0inputTCELL57:IMUX.IMUX4
FCMAPUEXECRFIELD1inputTCELL57:IMUX.IMUX5
FCMAPUEXECRFIELD2inputTCELL57:IMUX.IMUX6
FCMAPUEXENONBLOCKINGMCOinputTCELL59:IMUX.IMUX4
FCMAPUINSTRACKinputTCELL40:IMUX.IMUX9
FCMAPULOADWAITinputTCELL56:IMUX.IMUX7
FCMAPURESULT0inputTCELL47:IMUX.IMUX0
FCMAPURESULT1inputTCELL47:IMUX.IMUX1
FCMAPURESULT10inputTCELL45:IMUX.IMUX2
FCMAPURESULT11inputTCELL45:IMUX.IMUX3
FCMAPURESULT12inputTCELL44:IMUX.IMUX0
FCMAPURESULT13inputTCELL44:IMUX.IMUX1
FCMAPURESULT14inputTCELL44:IMUX.IMUX2
FCMAPURESULT15inputTCELL44:IMUX.IMUX3
FCMAPURESULT16inputTCELL43:IMUX.IMUX0
FCMAPURESULT17inputTCELL43:IMUX.IMUX1
FCMAPURESULT18inputTCELL43:IMUX.IMUX2
FCMAPURESULT19inputTCELL43:IMUX.IMUX3
FCMAPURESULT2inputTCELL47:IMUX.IMUX2
FCMAPURESULT20inputTCELL42:IMUX.IMUX0
FCMAPURESULT21inputTCELL42:IMUX.IMUX1
FCMAPURESULT22inputTCELL42:IMUX.IMUX2
FCMAPURESULT23inputTCELL42:IMUX.IMUX3
FCMAPURESULT24inputTCELL41:IMUX.IMUX0
FCMAPURESULT25inputTCELL41:IMUX.IMUX1
FCMAPURESULT26inputTCELL41:IMUX.IMUX2
FCMAPURESULT27inputTCELL41:IMUX.IMUX3
FCMAPURESULT28inputTCELL40:IMUX.IMUX0
FCMAPURESULT29inputTCELL40:IMUX.IMUX1
FCMAPURESULT3inputTCELL47:IMUX.IMUX3
FCMAPURESULT30inputTCELL40:IMUX.IMUX2
FCMAPURESULT31inputTCELL40:IMUX.IMUX3
FCMAPURESULT4inputTCELL46:IMUX.IMUX0
FCMAPURESULT5inputTCELL46:IMUX.IMUX1
FCMAPURESULT6inputTCELL46:IMUX.IMUX2
FCMAPURESULT7inputTCELL46:IMUX.IMUX3
FCMAPURESULT8inputTCELL45:IMUX.IMUX0
FCMAPURESULT9inputTCELL45:IMUX.IMUX1
FCMAPURESULTVALIDinputTCELL40:IMUX.IMUX8
FCMAPUSLEEPNOTREADYinputTCELL39:IMUX.IMUX7
FCMAPUXERCAinputTCELL39:IMUX.IMUX5
FCMAPUXEROVinputTCELL39:IMUX.IMUX6
ISARCVALUE0inputTCELL53:IMUX.CE0
ISARCVALUE1inputTCELL53:IMUX.CE1
ISARCVALUE2inputTCELL53:IMUX.CE2
ISARCVALUE3inputTCELL53:IMUX.CE3
ISARCVALUE4inputTCELL53:IMUX.SR0
ISARCVALUE5inputTCELL53:IMUX.SR1
ISARCVALUE6inputTCELL53:IMUX.SR2
ISARCVALUE7inputTCELL53:IMUX.SR3
ISCNTLVALUE0inputTCELL52:IMUX.CE0
ISCNTLVALUE1inputTCELL52:IMUX.CE1
ISCNTLVALUE2inputTCELL52:IMUX.CE2
ISCNTLVALUE3inputTCELL52:IMUX.CE3
ISCNTLVALUE4inputTCELL52:IMUX.SR0
ISCNTLVALUE5inputTCELL52:IMUX.SR1
ISCNTLVALUE6inputTCELL52:IMUX.SR2
ISCNTLVALUE7inputTCELL52:IMUX.SR3
ISOCMBRAMENoutputTCELL53:OUT.BEST2
ISOCMBRAMEVENWRITEENoutputTCELL53:OUT.BEST0
ISOCMBRAMODDWRITEENoutputTCELL53:OUT.BEST1
ISOCMBRAMRDABUS10outputTCELL53:OUT.BEST5
ISOCMBRAMRDABUS11outputTCELL53:OUT.BEST6
ISOCMBRAMRDABUS12outputTCELL53:OUT.BEST7
ISOCMBRAMRDABUS13outputTCELL53:OUT.SEC0
ISOCMBRAMRDABUS14outputTCELL53:OUT.SEC1
ISOCMBRAMRDABUS15outputTCELL53:OUT.SEC2
ISOCMBRAMRDABUS16outputTCELL53:OUT.SEC3
ISOCMBRAMRDABUS17outputTCELL54:OUT.BEST0
ISOCMBRAMRDABUS18outputTCELL54:OUT.BEST1
ISOCMBRAMRDABUS19outputTCELL54:OUT.BEST2
ISOCMBRAMRDABUS20outputTCELL54:OUT.BEST3
ISOCMBRAMRDABUS21outputTCELL54:OUT.BEST4
ISOCMBRAMRDABUS22outputTCELL54:OUT.BEST5
ISOCMBRAMRDABUS23outputTCELL54:OUT.BEST6
ISOCMBRAMRDABUS24outputTCELL54:OUT.BEST7
ISOCMBRAMRDABUS25outputTCELL54:OUT.SEC0
ISOCMBRAMRDABUS26outputTCELL54:OUT.SEC1
ISOCMBRAMRDABUS27outputTCELL54:OUT.SEC2
ISOCMBRAMRDABUS28outputTCELL54:OUT.SEC3
ISOCMBRAMRDABUS8outputTCELL53:OUT.BEST3
ISOCMBRAMRDABUS9outputTCELL53:OUT.BEST4
ISOCMBRAMWRABUS10outputTCELL51:OUT.BEST5
ISOCMBRAMWRABUS11outputTCELL51:OUT.BEST6
ISOCMBRAMWRABUS12outputTCELL51:OUT.BEST7
ISOCMBRAMWRABUS13outputTCELL51:OUT.SEC0
ISOCMBRAMWRABUS14outputTCELL51:OUT.SEC1
ISOCMBRAMWRABUS15outputTCELL51:OUT.SEC2
ISOCMBRAMWRABUS16outputTCELL51:OUT.SEC3
ISOCMBRAMWRABUS17outputTCELL52:OUT.BEST0
ISOCMBRAMWRABUS18outputTCELL52:OUT.BEST1
ISOCMBRAMWRABUS19outputTCELL52:OUT.BEST2
ISOCMBRAMWRABUS20outputTCELL52:OUT.BEST3
ISOCMBRAMWRABUS21outputTCELL52:OUT.BEST4
ISOCMBRAMWRABUS22outputTCELL52:OUT.BEST5
ISOCMBRAMWRABUS23outputTCELL52:OUT.BEST6
ISOCMBRAMWRABUS24outputTCELL52:OUT.BEST7
ISOCMBRAMWRABUS25outputTCELL52:OUT.SEC0
ISOCMBRAMWRABUS26outputTCELL52:OUT.SEC1
ISOCMBRAMWRABUS27outputTCELL52:OUT.SEC2
ISOCMBRAMWRABUS28outputTCELL52:OUT.SEC3
ISOCMBRAMWRABUS8outputTCELL51:OUT.BEST3
ISOCMBRAMWRABUS9outputTCELL51:OUT.BEST4
ISOCMBRAMWRDBUS0outputTCELL48:OUT.BEST7
ISOCMBRAMWRDBUS1outputTCELL48:OUT.SEC0
ISOCMBRAMWRDBUS10outputTCELL49:OUT.BEST5
ISOCMBRAMWRDBUS11outputTCELL49:OUT.BEST6
ISOCMBRAMWRDBUS12outputTCELL49:OUT.BEST7
ISOCMBRAMWRDBUS13outputTCELL49:OUT.SEC0
ISOCMBRAMWRDBUS14outputTCELL49:OUT.SEC1
ISOCMBRAMWRDBUS15outputTCELL49:OUT.SEC2
ISOCMBRAMWRDBUS16outputTCELL49:OUT.SEC3
ISOCMBRAMWRDBUS17outputTCELL50:OUT.BEST0
ISOCMBRAMWRDBUS18outputTCELL50:OUT.BEST1
ISOCMBRAMWRDBUS19outputTCELL50:OUT.BEST2
ISOCMBRAMWRDBUS2outputTCELL48:OUT.SEC1
ISOCMBRAMWRDBUS20outputTCELL50:OUT.BEST3
ISOCMBRAMWRDBUS21outputTCELL50:OUT.BEST4
ISOCMBRAMWRDBUS22outputTCELL50:OUT.BEST5
ISOCMBRAMWRDBUS23outputTCELL50:OUT.BEST6
ISOCMBRAMWRDBUS24outputTCELL50:OUT.BEST7
ISOCMBRAMWRDBUS25outputTCELL50:OUT.SEC0
ISOCMBRAMWRDBUS26outputTCELL50:OUT.SEC1
ISOCMBRAMWRDBUS27outputTCELL50:OUT.SEC2
ISOCMBRAMWRDBUS28outputTCELL50:OUT.SEC3
ISOCMBRAMWRDBUS29outputTCELL51:OUT.BEST0
ISOCMBRAMWRDBUS3outputTCELL48:OUT.SEC2
ISOCMBRAMWRDBUS30outputTCELL51:OUT.BEST1
ISOCMBRAMWRDBUS31outputTCELL51:OUT.BEST2
ISOCMBRAMWRDBUS4outputTCELL48:OUT.SEC3
ISOCMBRAMWRDBUS5outputTCELL49:OUT.BEST0
ISOCMBRAMWRDBUS6outputTCELL49:OUT.BEST1
ISOCMBRAMWRDBUS7outputTCELL49:OUT.BEST2
ISOCMBRAMWRDBUS8outputTCELL49:OUT.BEST3
ISOCMBRAMWRDBUS9outputTCELL49:OUT.BEST4
ISOCMDCRBRAMEVENENoutputTCELL0:OUT.SEC1
ISOCMDCRBRAMODDENoutputTCELL0:OUT.SEC2
ISOCMDCRBRAMRDSELECToutputTCELL0:OUT.SEC3
JTGC405BNDSCANTDOinputTCELL54:IMUX.IMUX8
JTGC405TCKinputTCELL52:IMUX.CLK0
JTGC405TDIinputTCELL54:IMUX.IMUX9
JTGC405TMSinputTCELL54:IMUX.IMUX10
JTGC405TRSTNEGinputTCELL54:IMUX.IMUX11
LSSDCE0AinputTCELL15:IMUX.CE0
LSSDCE0CNTLPOINTinputTCELL14:IMUX.CE3
LSSDCE0SCANinputTCELL14:IMUX.CE2
LSSDCE0TESTM3inputTCELL14:IMUX.CE1
LSSDCE1BinputTCELL15:IMUX.IMUX16
LSSDCE1C1inputTCELL9:IMUX.IMUX13
LSSDCE1C3BISTinputTCELL12:IMUX.IMUX6
LSSDCE1CA1inputTCELL9:IMUX.IMUX14
LSSDCE1CRAMinputTCELL12:IMUX.IMUX5
LSSDSCANIN0inputTCELL9:IMUX.CE0
LSSDSCANIN1inputTCELL9:IMUX.CE1
LSSDSCANIN10inputTCELL11:IMUX.CE2
LSSDSCANIN11inputTCELL11:IMUX.CE3
LSSDSCANIN12inputTCELL12:IMUX.CE0
LSSDSCANIN13inputTCELL12:IMUX.CE1
LSSDSCANIN14inputTCELL12:IMUX.CE2
LSSDSCANIN15inputTCELL12:IMUX.CE3
LSSDSCANIN2inputTCELL9:IMUX.CE2
LSSDSCANIN3inputTCELL9:IMUX.CE3
LSSDSCANIN4inputTCELL10:IMUX.CE0
LSSDSCANIN5inputTCELL10:IMUX.CE1
LSSDSCANIN6inputTCELL10:IMUX.CE2
LSSDSCANIN7inputTCELL10:IMUX.CE3
LSSDSCANIN8inputTCELL11:IMUX.CE0
LSSDSCANIN9inputTCELL11:IMUX.CE1
LSSDSCANOUT0outputTCELL0:OUT.HALF.BOT0, TCELL0:OUT.HALF.TOP0
LSSDSCANOUT1outputTCELL0:OUT.HALF.BOT1, TCELL0:OUT.HALF.TOP1
LSSDSCANOUT10outputTCELL1:OUT.HALF.BOT4, TCELL1:OUT.HALF.TOP4
LSSDSCANOUT11outputTCELL1:OUT.HALF.BOT5, TCELL1:OUT.HALF.TOP5
LSSDSCANOUT12outputTCELL2:OUT.HALF.BOT0, TCELL2:OUT.HALF.TOP0
LSSDSCANOUT13outputTCELL2:OUT.HALF.BOT1, TCELL2:OUT.HALF.TOP1
LSSDSCANOUT14outputTCELL2:OUT.HALF.BOT2, TCELL2:OUT.HALF.TOP2
LSSDSCANOUT15outputTCELL2:OUT.HALF.BOT3, TCELL2:OUT.HALF.TOP3
LSSDSCANOUT2outputTCELL0:OUT.HALF.BOT2, TCELL0:OUT.HALF.TOP2
LSSDSCANOUT3outputTCELL0:OUT.HALF.BOT3, TCELL0:OUT.HALF.TOP3
LSSDSCANOUT4outputTCELL0:OUT.HALF.BOT4, TCELL0:OUT.HALF.TOP4
LSSDSCANOUT5outputTCELL0:OUT.HALF.BOT5, TCELL0:OUT.HALF.TOP5
LSSDSCANOUT6outputTCELL1:OUT.HALF.BOT0, TCELL1:OUT.HALF.TOP0
LSSDSCANOUT7outputTCELL1:OUT.HALF.BOT1, TCELL1:OUT.HALF.TOP1
LSSDSCANOUT8outputTCELL1:OUT.HALF.BOT2, TCELL1:OUT.HALF.TOP2
LSSDSCANOUT9outputTCELL1:OUT.HALF.BOT3, TCELL1:OUT.HALF.TOP3
MCBCPUCLKENinputTCELL14:IMUX.SR1
MCBJTAGENinputTCELL14:IMUX.SR0
MCBTIMERENinputTCELL14:IMUX.SR2
MCPPCRSTinputTCELL14:IMUX.SR3
PLBC405DCUADDRACKinputTCELL32:IMUX.IMUX8
PLBC405DCUBUSYinputTCELL32:IMUX.IMUX10
PLBC405DCUERRinputTCELL32:IMUX.IMUX11
PLBC405DCURDDACKinputTCELL33:IMUX.IMUX11
PLBC405DCURDDBUS0inputTCELL41:IMUX.IMUX4
PLBC405DCURDDBUS1inputTCELL41:IMUX.IMUX5
PLBC405DCURDDBUS10inputTCELL37:IMUX.IMUX2
PLBC405DCURDDBUS11inputTCELL37:IMUX.IMUX3
PLBC405DCURDDBUS12inputTCELL36:IMUX.IMUX0
PLBC405DCURDDBUS13inputTCELL36:IMUX.IMUX1
PLBC405DCURDDBUS14inputTCELL36:IMUX.IMUX2
PLBC405DCURDDBUS15inputTCELL36:IMUX.IMUX3
PLBC405DCURDDBUS16inputTCELL35:IMUX.IMUX0
PLBC405DCURDDBUS17inputTCELL35:IMUX.IMUX1
PLBC405DCURDDBUS18inputTCELL35:IMUX.IMUX2
PLBC405DCURDDBUS19inputTCELL35:IMUX.IMUX3
PLBC405DCURDDBUS2inputTCELL41:IMUX.IMUX6
PLBC405DCURDDBUS20inputTCELL34:IMUX.IMUX0
PLBC405DCURDDBUS21inputTCELL34:IMUX.IMUX1
PLBC405DCURDDBUS22inputTCELL34:IMUX.IMUX2
PLBC405DCURDDBUS23inputTCELL34:IMUX.IMUX3
PLBC405DCURDDBUS24inputTCELL33:IMUX.IMUX0
PLBC405DCURDDBUS25inputTCELL33:IMUX.IMUX1
PLBC405DCURDDBUS26inputTCELL33:IMUX.IMUX2
PLBC405DCURDDBUS27inputTCELL33:IMUX.IMUX3
PLBC405DCURDDBUS28inputTCELL32:IMUX.IMUX0
PLBC405DCURDDBUS29inputTCELL32:IMUX.IMUX1
PLBC405DCURDDBUS3inputTCELL41:IMUX.IMUX7
PLBC405DCURDDBUS30inputTCELL32:IMUX.IMUX2
PLBC405DCURDDBUS31inputTCELL32:IMUX.IMUX3
PLBC405DCURDDBUS32inputTCELL31:IMUX.IMUX0
PLBC405DCURDDBUS33inputTCELL31:IMUX.IMUX1
PLBC405DCURDDBUS34inputTCELL31:IMUX.IMUX2
PLBC405DCURDDBUS35inputTCELL31:IMUX.IMUX3
PLBC405DCURDDBUS36inputTCELL30:IMUX.IMUX0
PLBC405DCURDDBUS37inputTCELL30:IMUX.IMUX1
PLBC405DCURDDBUS38inputTCELL30:IMUX.IMUX2
PLBC405DCURDDBUS39inputTCELL30:IMUX.IMUX3
PLBC405DCURDDBUS4inputTCELL39:IMUX.IMUX0
PLBC405DCURDDBUS40inputTCELL29:IMUX.IMUX0
PLBC405DCURDDBUS41inputTCELL29:IMUX.IMUX1
PLBC405DCURDDBUS42inputTCELL29:IMUX.IMUX2
PLBC405DCURDDBUS43inputTCELL29:IMUX.IMUX3
PLBC405DCURDDBUS44inputTCELL28:IMUX.IMUX0
PLBC405DCURDDBUS45inputTCELL28:IMUX.IMUX1
PLBC405DCURDDBUS46inputTCELL28:IMUX.IMUX2
PLBC405DCURDDBUS47inputTCELL28:IMUX.IMUX3
PLBC405DCURDDBUS48inputTCELL27:IMUX.IMUX0
PLBC405DCURDDBUS49inputTCELL27:IMUX.IMUX1
PLBC405DCURDDBUS5inputTCELL39:IMUX.IMUX1
PLBC405DCURDDBUS50inputTCELL27:IMUX.IMUX2
PLBC405DCURDDBUS51inputTCELL27:IMUX.IMUX3
PLBC405DCURDDBUS52inputTCELL26:IMUX.IMUX0
PLBC405DCURDDBUS53inputTCELL26:IMUX.IMUX1
PLBC405DCURDDBUS54inputTCELL26:IMUX.IMUX2
PLBC405DCURDDBUS55inputTCELL26:IMUX.IMUX3
PLBC405DCURDDBUS56inputTCELL25:IMUX.IMUX0
PLBC405DCURDDBUS57inputTCELL25:IMUX.IMUX1
PLBC405DCURDDBUS58inputTCELL25:IMUX.IMUX2
PLBC405DCURDDBUS59inputTCELL25:IMUX.IMUX3
PLBC405DCURDDBUS6inputTCELL39:IMUX.IMUX2
PLBC405DCURDDBUS60inputTCELL24:IMUX.IMUX0
PLBC405DCURDDBUS61inputTCELL24:IMUX.IMUX1
PLBC405DCURDDBUS62inputTCELL24:IMUX.IMUX2
PLBC405DCURDDBUS63inputTCELL24:IMUX.IMUX3
PLBC405DCURDDBUS7inputTCELL39:IMUX.IMUX3
PLBC405DCURDDBUS8inputTCELL37:IMUX.IMUX0
PLBC405DCURDDBUS9inputTCELL37:IMUX.IMUX1
PLBC405DCURDWDADDR1inputTCELL33:IMUX.IMUX8
PLBC405DCURDWDADDR2inputTCELL33:IMUX.IMUX9
PLBC405DCURDWDADDR3inputTCELL33:IMUX.IMUX10
PLBC405DCUSSIZE1inputTCELL32:IMUX.IMUX9
PLBC405DCUWRDACKinputTCELL34:IMUX.IMUX8
PLBC405ICUADDRACKinputTCELL31:IMUX.IMUX8
PLBC405ICUBUSYinputTCELL31:IMUX.IMUX10
PLBC405ICUERRinputTCELL31:IMUX.IMUX11
PLBC405ICURDDACKinputTCELL30:IMUX.IMUX11
PLBC405ICURDDBUS0inputTCELL40:IMUX.IMUX12
PLBC405ICURDDBUS1inputTCELL40:IMUX.IMUX13
PLBC405ICURDDBUS10inputTCELL37:IMUX.IMUX6
PLBC405ICURDDBUS11inputTCELL37:IMUX.IMUX7
PLBC405ICURDDBUS12inputTCELL36:IMUX.IMUX4
PLBC405ICURDDBUS13inputTCELL36:IMUX.IMUX5
PLBC405ICURDDBUS14inputTCELL36:IMUX.IMUX6
PLBC405ICURDDBUS15inputTCELL36:IMUX.IMUX7
PLBC405ICURDDBUS16inputTCELL35:IMUX.IMUX4
PLBC405ICURDDBUS17inputTCELL35:IMUX.IMUX5
PLBC405ICURDDBUS18inputTCELL35:IMUX.IMUX6
PLBC405ICURDDBUS19inputTCELL35:IMUX.IMUX7
PLBC405ICURDDBUS2inputTCELL40:IMUX.IMUX14
PLBC405ICURDDBUS20inputTCELL34:IMUX.IMUX4
PLBC405ICURDDBUS21inputTCELL34:IMUX.IMUX5
PLBC405ICURDDBUS22inputTCELL34:IMUX.IMUX6
PLBC405ICURDDBUS23inputTCELL34:IMUX.IMUX7
PLBC405ICURDDBUS24inputTCELL33:IMUX.IMUX4
PLBC405ICURDDBUS25inputTCELL33:IMUX.IMUX5
PLBC405ICURDDBUS26inputTCELL33:IMUX.IMUX6
PLBC405ICURDDBUS27inputTCELL33:IMUX.IMUX7
PLBC405ICURDDBUS28inputTCELL32:IMUX.IMUX4
PLBC405ICURDDBUS29inputTCELL32:IMUX.IMUX5
PLBC405ICURDDBUS3inputTCELL40:IMUX.IMUX15
PLBC405ICURDDBUS30inputTCELL32:IMUX.IMUX6
PLBC405ICURDDBUS31inputTCELL32:IMUX.IMUX7
PLBC405ICURDDBUS32inputTCELL31:IMUX.IMUX4
PLBC405ICURDDBUS33inputTCELL31:IMUX.IMUX5
PLBC405ICURDDBUS34inputTCELL31:IMUX.IMUX6
PLBC405ICURDDBUS35inputTCELL31:IMUX.IMUX7
PLBC405ICURDDBUS36inputTCELL30:IMUX.IMUX4
PLBC405ICURDDBUS37inputTCELL30:IMUX.IMUX5
PLBC405ICURDDBUS38inputTCELL30:IMUX.IMUX6
PLBC405ICURDDBUS39inputTCELL30:IMUX.IMUX7
PLBC405ICURDDBUS4inputTCELL38:IMUX.IMUX0
PLBC405ICURDDBUS40inputTCELL29:IMUX.IMUX4
PLBC405ICURDDBUS41inputTCELL29:IMUX.IMUX5
PLBC405ICURDDBUS42inputTCELL29:IMUX.IMUX6
PLBC405ICURDDBUS43inputTCELL29:IMUX.IMUX7
PLBC405ICURDDBUS44inputTCELL28:IMUX.IMUX4
PLBC405ICURDDBUS45inputTCELL28:IMUX.IMUX5
PLBC405ICURDDBUS46inputTCELL28:IMUX.IMUX6
PLBC405ICURDDBUS47inputTCELL28:IMUX.IMUX7
PLBC405ICURDDBUS48inputTCELL27:IMUX.IMUX4
PLBC405ICURDDBUS49inputTCELL27:IMUX.IMUX5
PLBC405ICURDDBUS5inputTCELL38:IMUX.IMUX1
PLBC405ICURDDBUS50inputTCELL27:IMUX.IMUX6
PLBC405ICURDDBUS51inputTCELL27:IMUX.IMUX7
PLBC405ICURDDBUS52inputTCELL26:IMUX.IMUX4
PLBC405ICURDDBUS53inputTCELL26:IMUX.IMUX5
PLBC405ICURDDBUS54inputTCELL26:IMUX.IMUX6
PLBC405ICURDDBUS55inputTCELL26:IMUX.IMUX7
PLBC405ICURDDBUS56inputTCELL25:IMUX.IMUX4
PLBC405ICURDDBUS57inputTCELL25:IMUX.IMUX5
PLBC405ICURDDBUS58inputTCELL25:IMUX.IMUX6
PLBC405ICURDDBUS59inputTCELL25:IMUX.IMUX7
PLBC405ICURDDBUS6inputTCELL38:IMUX.IMUX2
PLBC405ICURDDBUS60inputTCELL24:IMUX.IMUX4
PLBC405ICURDDBUS61inputTCELL24:IMUX.IMUX5
PLBC405ICURDDBUS62inputTCELL24:IMUX.IMUX6
PLBC405ICURDDBUS63inputTCELL24:IMUX.IMUX7
PLBC405ICURDDBUS7inputTCELL38:IMUX.IMUX3
PLBC405ICURDDBUS8inputTCELL37:IMUX.IMUX4
PLBC405ICURDDBUS9inputTCELL37:IMUX.IMUX5
PLBC405ICURDWDADDR1inputTCELL30:IMUX.IMUX8
PLBC405ICURDWDADDR2inputTCELL30:IMUX.IMUX9
PLBC405ICURDWDADDR3inputTCELL30:IMUX.IMUX10
PLBC405ICUSSIZE1inputTCELL31:IMUX.IMUX9
PLBCLKinputTCELL51:IMUX.CLK0
RSTC405RESETCHIPinputTCELL9:IMUX.IMUX5
RSTC405RESETCOREinputTCELL9:IMUX.IMUX4
RSTC405RESETSYSinputTCELL9:IMUX.IMUX6
TESTSELIinputTCELL7:IMUX.CE1
TIEAPUCONTROL0inputTCELL58:IMUX.SR3
TIEAPUCONTROL1inputTCELL58:IMUX.SR2
TIEAPUCONTROL10inputTCELL57:IMUX.SR1
TIEAPUCONTROL11inputTCELL57:IMUX.SR0
TIEAPUCONTROL12inputTCELL57:IMUX.CE3
TIEAPUCONTROL13inputTCELL57:IMUX.CE2
TIEAPUCONTROL14inputTCELL57:IMUX.CE1
TIEAPUCONTROL15inputTCELL57:IMUX.CE0
TIEAPUCONTROL2inputTCELL58:IMUX.SR1
TIEAPUCONTROL3inputTCELL58:IMUX.SR0
TIEAPUCONTROL4inputTCELL58:IMUX.CE3
TIEAPUCONTROL5inputTCELL58:IMUX.CE2
TIEAPUCONTROL6inputTCELL58:IMUX.CE1
TIEAPUCONTROL7inputTCELL58:IMUX.CE0
TIEAPUCONTROL8inputTCELL57:IMUX.SR3
TIEAPUCONTROL9inputTCELL57:IMUX.SR2
TIEAPUUDI10inputTCELL47:IMUX.SR3
TIEAPUUDI11inputTCELL47:IMUX.SR2
TIEAPUUDI110inputTCELL46:IMUX.SR1
TIEAPUUDI111inputTCELL46:IMUX.SR0
TIEAPUUDI112inputTCELL46:IMUX.CE3
TIEAPUUDI113inputTCELL46:IMUX.CE2
TIEAPUUDI114inputTCELL46:IMUX.CE1
TIEAPUUDI115inputTCELL46:IMUX.CE0
TIEAPUUDI116inputTCELL45:IMUX.SR3
TIEAPUUDI117inputTCELL45:IMUX.SR2
TIEAPUUDI118inputTCELL45:IMUX.SR1
TIEAPUUDI119inputTCELL45:IMUX.SR0
TIEAPUUDI12inputTCELL47:IMUX.SR1
TIEAPUUDI120inputTCELL45:IMUX.CE3
TIEAPUUDI121inputTCELL45:IMUX.CE2
TIEAPUUDI122inputTCELL45:IMUX.CE1
TIEAPUUDI123inputTCELL45:IMUX.CE0
TIEAPUUDI13inputTCELL47:IMUX.SR0
TIEAPUUDI14inputTCELL47:IMUX.CE3
TIEAPUUDI15inputTCELL47:IMUX.CE2
TIEAPUUDI16inputTCELL47:IMUX.CE1
TIEAPUUDI17inputTCELL47:IMUX.CE0
TIEAPUUDI18inputTCELL46:IMUX.SR3
TIEAPUUDI19inputTCELL46:IMUX.SR2
TIEAPUUDI20inputTCELL44:IMUX.SR3
TIEAPUUDI21inputTCELL44:IMUX.SR2
TIEAPUUDI210inputTCELL43:IMUX.SR1
TIEAPUUDI211inputTCELL43:IMUX.SR0
TIEAPUUDI212inputTCELL43:IMUX.CE3
TIEAPUUDI213inputTCELL43:IMUX.CE2
TIEAPUUDI214inputTCELL43:IMUX.CE1
TIEAPUUDI215inputTCELL43:IMUX.CE0
TIEAPUUDI216inputTCELL42:IMUX.SR3
TIEAPUUDI217inputTCELL42:IMUX.SR2
TIEAPUUDI218inputTCELL42:IMUX.SR1
TIEAPUUDI219inputTCELL42:IMUX.SR0
TIEAPUUDI22inputTCELL44:IMUX.SR1
TIEAPUUDI220inputTCELL42:IMUX.CE3
TIEAPUUDI221inputTCELL42:IMUX.CE2
TIEAPUUDI222inputTCELL42:IMUX.CE1
TIEAPUUDI223inputTCELL42:IMUX.CE0
TIEAPUUDI23inputTCELL44:IMUX.SR0
TIEAPUUDI24inputTCELL44:IMUX.CE3
TIEAPUUDI25inputTCELL44:IMUX.CE2
TIEAPUUDI26inputTCELL44:IMUX.CE1
TIEAPUUDI27inputTCELL44:IMUX.CE0
TIEAPUUDI28inputTCELL43:IMUX.SR3
TIEAPUUDI29inputTCELL43:IMUX.SR2
TIEAPUUDI30inputTCELL41:IMUX.SR3
TIEAPUUDI31inputTCELL41:IMUX.SR2
TIEAPUUDI310inputTCELL40:IMUX.SR1
TIEAPUUDI311inputTCELL40:IMUX.SR0
TIEAPUUDI312inputTCELL40:IMUX.CE3
TIEAPUUDI313inputTCELL40:IMUX.CE2
TIEAPUUDI314inputTCELL40:IMUX.CE1
TIEAPUUDI315inputTCELL40:IMUX.CE0
TIEAPUUDI316inputTCELL39:IMUX.SR3
TIEAPUUDI317inputTCELL39:IMUX.SR2
TIEAPUUDI318inputTCELL39:IMUX.SR1
TIEAPUUDI319inputTCELL39:IMUX.SR0
TIEAPUUDI32inputTCELL41:IMUX.SR1
TIEAPUUDI320inputTCELL39:IMUX.CE3
TIEAPUUDI321inputTCELL39:IMUX.CE2
TIEAPUUDI322inputTCELL39:IMUX.CE1
TIEAPUUDI323inputTCELL39:IMUX.CE0
TIEAPUUDI33inputTCELL41:IMUX.SR0
TIEAPUUDI34inputTCELL41:IMUX.CE3
TIEAPUUDI35inputTCELL41:IMUX.CE2
TIEAPUUDI36inputTCELL41:IMUX.CE1
TIEAPUUDI37inputTCELL41:IMUX.CE0
TIEAPUUDI38inputTCELL40:IMUX.SR3
TIEAPUUDI39inputTCELL40:IMUX.SR2
TIEAPUUDI40inputTCELL38:IMUX.SR3
TIEAPUUDI41inputTCELL38:IMUX.SR2
TIEAPUUDI410inputTCELL37:IMUX.SR1
TIEAPUUDI411inputTCELL37:IMUX.SR0
TIEAPUUDI412inputTCELL37:IMUX.CE3
TIEAPUUDI413inputTCELL37:IMUX.CE2
TIEAPUUDI414inputTCELL37:IMUX.CE1
TIEAPUUDI415inputTCELL37:IMUX.CE0
TIEAPUUDI416inputTCELL36:IMUX.SR3
TIEAPUUDI417inputTCELL36:IMUX.SR2
TIEAPUUDI418inputTCELL36:IMUX.SR1
TIEAPUUDI419inputTCELL36:IMUX.SR0
TIEAPUUDI42inputTCELL38:IMUX.SR1
TIEAPUUDI420inputTCELL36:IMUX.CE3
TIEAPUUDI421inputTCELL36:IMUX.CE2
TIEAPUUDI422inputTCELL36:IMUX.CE1
TIEAPUUDI423inputTCELL36:IMUX.CE0
TIEAPUUDI43inputTCELL38:IMUX.SR0
TIEAPUUDI44inputTCELL38:IMUX.CE3
TIEAPUUDI45inputTCELL38:IMUX.CE2
TIEAPUUDI46inputTCELL38:IMUX.CE1
TIEAPUUDI47inputTCELL38:IMUX.CE0
TIEAPUUDI48inputTCELL37:IMUX.SR3
TIEAPUUDI49inputTCELL37:IMUX.SR2
TIEAPUUDI50inputTCELL35:IMUX.SR3
TIEAPUUDI51inputTCELL35:IMUX.SR2
TIEAPUUDI510inputTCELL34:IMUX.SR1
TIEAPUUDI511inputTCELL34:IMUX.SR0
TIEAPUUDI512inputTCELL34:IMUX.CE3
TIEAPUUDI513inputTCELL34:IMUX.CE2
TIEAPUUDI514inputTCELL34:IMUX.CE1
TIEAPUUDI515inputTCELL34:IMUX.CE0
TIEAPUUDI516inputTCELL33:IMUX.SR3
TIEAPUUDI517inputTCELL33:IMUX.SR2
TIEAPUUDI518inputTCELL33:IMUX.SR1
TIEAPUUDI519inputTCELL33:IMUX.SR0
TIEAPUUDI52inputTCELL35:IMUX.SR1
TIEAPUUDI520inputTCELL33:IMUX.CE3
TIEAPUUDI521inputTCELL33:IMUX.CE2
TIEAPUUDI522inputTCELL33:IMUX.CE1
TIEAPUUDI523inputTCELL33:IMUX.CE0
TIEAPUUDI53inputTCELL35:IMUX.SR0
TIEAPUUDI54inputTCELL35:IMUX.CE3
TIEAPUUDI55inputTCELL35:IMUX.CE2
TIEAPUUDI56inputTCELL35:IMUX.CE1
TIEAPUUDI57inputTCELL35:IMUX.CE0
TIEAPUUDI58inputTCELL34:IMUX.SR3
TIEAPUUDI59inputTCELL34:IMUX.SR2
TIEAPUUDI60inputTCELL32:IMUX.SR3
TIEAPUUDI61inputTCELL32:IMUX.SR2
TIEAPUUDI610inputTCELL31:IMUX.SR1
TIEAPUUDI611inputTCELL31:IMUX.SR0
TIEAPUUDI612inputTCELL31:IMUX.CE3
TIEAPUUDI613inputTCELL31:IMUX.CE2
TIEAPUUDI614inputTCELL31:IMUX.CE1
TIEAPUUDI615inputTCELL31:IMUX.CE0
TIEAPUUDI616inputTCELL30:IMUX.SR3
TIEAPUUDI617inputTCELL30:IMUX.SR2
TIEAPUUDI618inputTCELL30:IMUX.SR1
TIEAPUUDI619inputTCELL30:IMUX.SR0
TIEAPUUDI62inputTCELL32:IMUX.SR1
TIEAPUUDI620inputTCELL30:IMUX.CE3
TIEAPUUDI621inputTCELL30:IMUX.CE2
TIEAPUUDI622inputTCELL30:IMUX.CE1
TIEAPUUDI623inputTCELL30:IMUX.CE0
TIEAPUUDI63inputTCELL32:IMUX.SR0
TIEAPUUDI64inputTCELL32:IMUX.CE3
TIEAPUUDI65inputTCELL32:IMUX.CE2
TIEAPUUDI66inputTCELL32:IMUX.CE1
TIEAPUUDI67inputTCELL32:IMUX.CE0
TIEAPUUDI68inputTCELL31:IMUX.SR3
TIEAPUUDI69inputTCELL31:IMUX.SR2
TIEAPUUDI70inputTCELL29:IMUX.SR3
TIEAPUUDI71inputTCELL29:IMUX.SR2
TIEAPUUDI710inputTCELL28:IMUX.SR1
TIEAPUUDI711inputTCELL28:IMUX.SR0
TIEAPUUDI712inputTCELL28:IMUX.CE3
TIEAPUUDI713inputTCELL28:IMUX.CE2
TIEAPUUDI714inputTCELL28:IMUX.CE1
TIEAPUUDI715inputTCELL28:IMUX.CE0
TIEAPUUDI716inputTCELL27:IMUX.SR3
TIEAPUUDI717inputTCELL27:IMUX.SR2
TIEAPUUDI718inputTCELL27:IMUX.SR1
TIEAPUUDI719inputTCELL27:IMUX.SR0
TIEAPUUDI72inputTCELL29:IMUX.SR1
TIEAPUUDI720inputTCELL27:IMUX.CE3
TIEAPUUDI721inputTCELL27:IMUX.CE2
TIEAPUUDI722inputTCELL27:IMUX.CE1
TIEAPUUDI723inputTCELL27:IMUX.CE0
TIEAPUUDI73inputTCELL29:IMUX.SR0
TIEAPUUDI74inputTCELL29:IMUX.CE3
TIEAPUUDI75inputTCELL29:IMUX.CE2
TIEAPUUDI76inputTCELL29:IMUX.CE1
TIEAPUUDI77inputTCELL29:IMUX.CE0
TIEAPUUDI78inputTCELL28:IMUX.SR3
TIEAPUUDI79inputTCELL28:IMUX.SR2
TIEAPUUDI80inputTCELL26:IMUX.SR3
TIEAPUUDI81inputTCELL26:IMUX.SR2
TIEAPUUDI810inputTCELL25:IMUX.SR1
TIEAPUUDI811inputTCELL25:IMUX.SR0
TIEAPUUDI812inputTCELL25:IMUX.CE3
TIEAPUUDI813inputTCELL25:IMUX.CE2
TIEAPUUDI814inputTCELL25:IMUX.CE1
TIEAPUUDI815inputTCELL25:IMUX.CE0
TIEAPUUDI816inputTCELL24:IMUX.SR3
TIEAPUUDI817inputTCELL24:IMUX.SR2
TIEAPUUDI818inputTCELL24:IMUX.SR1
TIEAPUUDI819inputTCELL24:IMUX.SR0
TIEAPUUDI82inputTCELL26:IMUX.SR1
TIEAPUUDI820inputTCELL24:IMUX.CE3
TIEAPUUDI821inputTCELL24:IMUX.CE2
TIEAPUUDI822inputTCELL24:IMUX.CE1
TIEAPUUDI823inputTCELL24:IMUX.CE0
TIEAPUUDI83inputTCELL26:IMUX.SR0
TIEAPUUDI84inputTCELL26:IMUX.CE3
TIEAPUUDI85inputTCELL26:IMUX.CE2
TIEAPUUDI86inputTCELL26:IMUX.CE1
TIEAPUUDI87inputTCELL26:IMUX.CE0
TIEAPUUDI88inputTCELL25:IMUX.SR3
TIEAPUUDI89inputTCELL25:IMUX.SR2
TIEC405CLOCKENABLEinputTCELL9:IMUX.IMUX7
TIEC405CLOCKSELECTS0inputTCELL54:IMUX.SR0
TIEC405CLOCKSELECTS1inputTCELL54:IMUX.SR1
TIEC405DCUMARGINinputTCELL54:IMUX.CE1
TIEC405DETERMINISTICMULTinputTCELL50:IMUX.CE0
TIEC405DISOPERANDFWDinputTCELL50:IMUX.CE1
TIEC405DUTYENABLEinputTCELL9:IMUX.IMUX8
TIEC405ICUMARGINinputTCELL54:IMUX.CE0
TIEC405MMUENinputTCELL50:IMUX.CE2
TIEC405TAGMARGINinputTCELL54:IMUX.CE2
TIEC405TLBMARGINinputTCELL54:IMUX.CE3
TIEDCRADDR0inputTCELL6:IMUX.CE0
TIEDCRADDR1inputTCELL6:IMUX.CE1
TIEDCRADDR2inputTCELL6:IMUX.CE2
TIEDCRADDR3inputTCELL6:IMUX.CE3
TIEDCRADDR4inputTCELL6:IMUX.SR0
TIEDCRADDR5inputTCELL7:IMUX.CE0
TIEPVRBIT0inputTCELL20:IMUX.IMUX15
TIEPVRBIT1inputTCELL20:IMUX.IMUX16
TIEPVRBIT10inputTCELL13:IMUX.CE2
TIEPVRBIT11inputTCELL13:IMUX.CE3
TIEPVRBIT12inputTCELL16:IMUX.IMUX16
TIEPVRBIT13inputTCELL16:IMUX.IMUX17
TIEPVRBIT14inputTCELL16:IMUX.IMUX18
TIEPVRBIT15inputTCELL16:IMUX.IMUX19
TIEPVRBIT16inputTCELL17:IMUX.IMUX16
TIEPVRBIT17inputTCELL17:IMUX.IMUX17
TIEPVRBIT18inputTCELL17:IMUX.IMUX18
TIEPVRBIT19inputTCELL17:IMUX.IMUX19
TIEPVRBIT2inputTCELL20:IMUX.IMUX17
TIEPVRBIT20inputTCELL18:IMUX.IMUX15
TIEPVRBIT21inputTCELL18:IMUX.IMUX16
TIEPVRBIT22inputTCELL18:IMUX.IMUX17
TIEPVRBIT23inputTCELL18:IMUX.IMUX18
TIEPVRBIT24inputTCELL19:IMUX.IMUX15
TIEPVRBIT25inputTCELL19:IMUX.IMUX16
TIEPVRBIT26inputTCELL19:IMUX.IMUX17
TIEPVRBIT27inputTCELL19:IMUX.IMUX18
TIEPVRBIT28inputTCELL8:IMUX.CE0
TIEPVRBIT29inputTCELL8:IMUX.CE1
TIEPVRBIT3inputTCELL20:IMUX.IMUX18
TIEPVRBIT30inputTCELL8:IMUX.CE2
TIEPVRBIT31inputTCELL8:IMUX.CE3
TIEPVRBIT4inputTCELL21:IMUX.IMUX15
TIEPVRBIT5inputTCELL21:IMUX.IMUX16
TIEPVRBIT6inputTCELL21:IMUX.IMUX17
TIEPVRBIT7inputTCELL21:IMUX.IMUX18
TIEPVRBIT8inputTCELL13:IMUX.CE0
TIEPVRBIT9inputTCELL13:IMUX.CE1
TRCC405TRACEDISABLEinputTCELL24:IMUX.IMUX8
TRCC405TRIGGEREVENTINinputTCELL24:IMUX.IMUX9
TSTAPUC405APUDIVENIinputTCELL44:IMUX.IMUX6
TSTAPUC405APUDIVENOoutputTCELL36:OUT.HALF.BOT2, TCELL36:OUT.HALF.TOP2
TSTAPUC405APUPRESENTIinputTCELL44:IMUX.IMUX7
TSTAPUC405APUPRESENTOoutputTCELL36:OUT.HALF.BOT3, TCELL36:OUT.HALF.TOP3
TSTAPUC405DCDAPUOPIinputTCELL44:IMUX.IMUX9
TSTAPUC405DCDAPUOPOoutputTCELL36:OUT.HALF.BOT4, TCELL36:OUT.HALF.TOP4
TSTAPUC405DCDCRENIinputTCELL59:IMUX.IMUX14
TSTAPUC405DCDCRENOoutputTCELL29:OUT.HALF.BOT4, TCELL29:OUT.HALF.TOP4
TSTAPUC405DCDFORCEALIGNIinputTCELL42:IMUX.IMUX4
TSTAPUC405DCDFORCEALIGNOoutputTCELL36:OUT.HALF.BOT5, TCELL36:OUT.HALF.TOP5
TSTAPUC405DCDFORCEBESTEERINGIinputTCELL42:IMUX.IMUX5
TSTAPUC405DCDFORCEBESTEERINGOoutputTCELL36:OUT.HALF.BOT6, TCELL36:OUT.HALF.TOP6
TSTAPUC405DCDFPUOPIinputTCELL60:IMUX.IMUX12
TSTAPUC405DCDFPUOPOoutputTCELL31:OUT.HALF.BOT7, TCELL31:OUT.HALF.TOP7
TSTAPUC405DCDGPRWRITEIinputTCELL60:IMUX.IMUX13
TSTAPUC405DCDGPRWRITEOoutputTCELL31:OUT.HALF.BOT0, TCELL31:OUT.HALF.TOP0
TSTAPUC405DCDLDSTBYTEIinputTCELL42:IMUX.IMUX6
TSTAPUC405DCDLDSTBYTEOoutputTCELL36:OUT.HALF.BOT7, TCELL36:OUT.HALF.TOP7
TSTAPUC405DCDLDSTDWIinputTCELL43:IMUX.IMUX6
TSTAPUC405DCDLDSTDWOoutputTCELL29:OUT.HALF.BOT1, TCELL29:OUT.HALF.TOP1
TSTAPUC405DCDLDSTHWIinputTCELL43:IMUX.IMUX4
TSTAPUC405DCDLDSTHWOoutputTCELL29:OUT.HALF.BOT7, TCELL29:OUT.HALF.TOP7
TSTAPUC405DCDLDSTQWIinputTCELL43:IMUX.IMUX7
TSTAPUC405DCDLDSTQWOoutputTCELL29:OUT.HALF.BOT2, TCELL29:OUT.HALF.TOP2
TSTAPUC405DCDLDSTWDIinputTCELL43:IMUX.IMUX5
TSTAPUC405DCDLDSTWDOoutputTCELL29:OUT.HALF.BOT0, TCELL29:OUT.HALF.TOP0
TSTAPUC405DCDLOADIinputTCELL59:IMUX.IMUX9
TSTAPUC405DCDLOADOoutputTCELL31:OUT.HALF.BOT3, TCELL31:OUT.HALF.TOP3
TSTAPUC405DCDPRIVOPIinputTCELL59:IMUX.IMUX13
TSTAPUC405DCDPRIVOPOoutputTCELL30:OUT.HALF.BOT3, TCELL30:OUT.HALF.TOP3
TSTAPUC405DCDRAENIinputTCELL60:IMUX.IMUX14
TSTAPUC405DCDRAENOoutputTCELL31:OUT.HALF.BOT1, TCELL31:OUT.HALF.TOP1
TSTAPUC405DCDRBENIinputTCELL60:IMUX.IMUX15
TSTAPUC405DCDRBENOoutputTCELL31:OUT.HALF.BOT2, TCELL31:OUT.HALF.TOP2
TSTAPUC405DCDSTOREIinputTCELL59:IMUX.IMUX10
TSTAPUC405DCDSTOREOoutputTCELL30:OUT.HALF.BOT0, TCELL30:OUT.HALF.TOP0
TSTAPUC405DCDTRAPBEIinputTCELL58:IMUX.IMUX14
TSTAPUC405DCDTRAPBEOoutputTCELL29:OUT.HALF.BOT3, TCELL29:OUT.HALF.TOP3
TSTAPUC405DCDTRAPLEIinputTCELL58:IMUX.IMUX15
TSTAPUC405DCDTRAPLEOoutputTCELL28:OUT.HALF.BOT4, TCELL28:OUT.HALF.TOP4
TSTAPUC405DCDUPDATEIinputTCELL59:IMUX.IMUX15
TSTAPUC405DCDUPDATEOoutputTCELL29:OUT.HALF.BOT5, TCELL29:OUT.HALF.TOP5
TSTAPUC405DCDVALIDOPIinputTCELL44:IMUX.IMUX8
TSTAPUC405DCDVALIDOPOoutputTCELL36:OUT.HALF.BOT1, TCELL36:OUT.HALF.TOP1
TSTAPUC405DCDXERCAENIinputTCELL59:IMUX.IMUX11
TSTAPUC405DCDXERCAENOoutputTCELL30:OUT.HALF.BOT1, TCELL30:OUT.HALF.TOP1
TSTAPUC405DCDXEROVENIinputTCELL59:IMUX.IMUX12
TSTAPUC405DCDXEROVENOoutputTCELL30:OUT.HALF.BOT2, TCELL30:OUT.HALF.TOP2
TSTAPUC405EXCEPTIONIinputTCELL45:IMUX.IMUX4
TSTAPUC405EXCEPTIONOoutputTCELL28:OUT.SEC3
TSTAPUC405EXEBLOCKINGMCOIinputTCELL45:IMUX.IMUX5
TSTAPUC405EXEBLOCKINGMCOOoutputTCELL28:OUT.HALF.BOT0, TCELL28:OUT.HALF.TOP0
TSTAPUC405EXEBUSYIinputTCELL45:IMUX.IMUX7
TSTAPUC405EXEBUSYOoutputTCELL28:OUT.HALF.BOT2, TCELL28:OUT.HALF.TOP2
TSTAPUC405EXECRFIELDI0inputTCELL60:IMUX.IMUX9
TSTAPUC405EXECRFIELDI1inputTCELL60:IMUX.IMUX10
TSTAPUC405EXECRFIELDI2inputTCELL60:IMUX.IMUX11
TSTAPUC405EXECRFIELDO0outputTCELL31:OUT.HALF.BOT4, TCELL31:OUT.HALF.TOP4
TSTAPUC405EXECRFIELDO1outputTCELL31:OUT.HALF.BOT5, TCELL31:OUT.HALF.TOP5
TSTAPUC405EXECRFIELDO2outputTCELL31:OUT.HALF.BOT6, TCELL31:OUT.HALF.TOP6
TSTAPUC405EXECRI0inputTCELL61:IMUX.IMUX12
TSTAPUC405EXECRI1inputTCELL61:IMUX.IMUX13
TSTAPUC405EXECRI2inputTCELL61:IMUX.IMUX14
TSTAPUC405EXECRI3inputTCELL61:IMUX.IMUX15
TSTAPUC405EXECRO0outputTCELL30:OUT.HALF.BOT4, TCELL30:OUT.HALF.TOP4
TSTAPUC405EXECRO1outputTCELL30:OUT.HALF.BOT5, TCELL30:OUT.HALF.TOP5
TSTAPUC405EXECRO2outputTCELL30:OUT.HALF.BOT6, TCELL30:OUT.HALF.TOP6
TSTAPUC405EXECRO3outputTCELL30:OUT.HALF.BOT7, TCELL30:OUT.HALF.TOP7
TSTAPUC405EXELDDEPENDIinputTCELL46:IMUX.IMUX5
TSTAPUC405EXELDDEPENDOoutputTCELL28:OUT.HALF.BOT5, TCELL28:OUT.HALF.TOP5
TSTAPUC405EXENONBLOCKINGMCOIinputTCELL45:IMUX.IMUX6
TSTAPUC405EXENONBLOCKINGMCOOoutputTCELL28:OUT.HALF.BOT1, TCELL28:OUT.HALF.TOP1
TSTAPUC405EXERESULTI0inputTCELL61:IMUX.IMUX8
TSTAPUC405EXERESULTI1inputTCELL61:IMUX.IMUX9
TSTAPUC405EXERESULTI10inputTCELL59:IMUX.IMUX7
TSTAPUC405EXERESULTI11inputTCELL59:IMUX.IMUX8
TSTAPUC405EXERESULTI12inputTCELL58:IMUX.IMUX9
TSTAPUC405EXERESULTI13inputTCELL58:IMUX.IMUX10
TSTAPUC405EXERESULTI14inputTCELL58:IMUX.IMUX11
TSTAPUC405EXERESULTI15inputTCELL58:IMUX.IMUX12
TSTAPUC405EXERESULTI16inputTCELL57:IMUX.IMUX12
TSTAPUC405EXERESULTI17inputTCELL57:IMUX.IMUX13
TSTAPUC405EXERESULTI18inputTCELL57:IMUX.IMUX14
TSTAPUC405EXERESULTI19inputTCELL57:IMUX.IMUX15
TSTAPUC405EXERESULTI2inputTCELL61:IMUX.IMUX10
TSTAPUC405EXERESULTI20inputTCELL56:IMUX.IMUX8
TSTAPUC405EXERESULTI21inputTCELL56:IMUX.IMUX9
TSTAPUC405EXERESULTI22inputTCELL56:IMUX.IMUX10
TSTAPUC405EXERESULTI23inputTCELL56:IMUX.IMUX11
TSTAPUC405EXERESULTI24inputTCELL56:IMUX.IMUX12
TSTAPUC405EXERESULTI25inputTCELL56:IMUX.IMUX13
TSTAPUC405EXERESULTI26inputTCELL56:IMUX.IMUX14
TSTAPUC405EXERESULTI27inputTCELL56:IMUX.IMUX15
TSTAPUC405EXERESULTI28inputTCELL55:IMUX.IMUX8
TSTAPUC405EXERESULTI29inputTCELL55:IMUX.IMUX9
TSTAPUC405EXERESULTI3inputTCELL61:IMUX.IMUX11
TSTAPUC405EXERESULTI30inputTCELL55:IMUX.IMUX10
TSTAPUC405EXERESULTI31inputTCELL55:IMUX.IMUX11
TSTAPUC405EXERESULTI4inputTCELL60:IMUX.IMUX5
TSTAPUC405EXERESULTI5inputTCELL60:IMUX.IMUX6
TSTAPUC405EXERESULTI6inputTCELL60:IMUX.IMUX7
TSTAPUC405EXERESULTI7inputTCELL60:IMUX.IMUX8
TSTAPUC405EXERESULTI8inputTCELL59:IMUX.IMUX5
TSTAPUC405EXERESULTI9inputTCELL59:IMUX.IMUX6
TSTAPUC405EXERESULTO0outputTCELL35:OUT.HALF.BOT0, TCELL35:OUT.HALF.TOP0
TSTAPUC405EXERESULTO1outputTCELL35:OUT.HALF.BOT1, TCELL35:OUT.HALF.TOP1
TSTAPUC405EXERESULTO10outputTCELL34:OUT.HALF.BOT2, TCELL34:OUT.HALF.TOP2
TSTAPUC405EXERESULTO11outputTCELL34:OUT.HALF.BOT3, TCELL34:OUT.HALF.TOP3
TSTAPUC405EXERESULTO12outputTCELL34:OUT.HALF.BOT4, TCELL34:OUT.HALF.TOP4
TSTAPUC405EXERESULTO13outputTCELL34:OUT.HALF.BOT5, TCELL34:OUT.HALF.TOP5
TSTAPUC405EXERESULTO14outputTCELL34:OUT.HALF.BOT6, TCELL34:OUT.HALF.TOP6
TSTAPUC405EXERESULTO15outputTCELL34:OUT.HALF.BOT7, TCELL34:OUT.HALF.TOP7
TSTAPUC405EXERESULTO16outputTCELL33:OUT.HALF.BOT0, TCELL33:OUT.HALF.TOP0
TSTAPUC405EXERESULTO17outputTCELL33:OUT.HALF.BOT1, TCELL33:OUT.HALF.TOP1
TSTAPUC405EXERESULTO18outputTCELL33:OUT.HALF.BOT2, TCELL33:OUT.HALF.TOP2
TSTAPUC405EXERESULTO19outputTCELL33:OUT.HALF.BOT3, TCELL33:OUT.HALF.TOP3
TSTAPUC405EXERESULTO2outputTCELL35:OUT.HALF.BOT2, TCELL35:OUT.HALF.TOP2
TSTAPUC405EXERESULTO20outputTCELL33:OUT.HALF.BOT4, TCELL33:OUT.HALF.TOP4
TSTAPUC405EXERESULTO21outputTCELL33:OUT.HALF.BOT5, TCELL33:OUT.HALF.TOP5
TSTAPUC405EXERESULTO22outputTCELL33:OUT.HALF.BOT6, TCELL33:OUT.HALF.TOP6
TSTAPUC405EXERESULTO23outputTCELL33:OUT.HALF.BOT7, TCELL33:OUT.HALF.TOP7
TSTAPUC405EXERESULTO24outputTCELL32:OUT.HALF.BOT0, TCELL32:OUT.HALF.TOP0
TSTAPUC405EXERESULTO25outputTCELL32:OUT.HALF.BOT1, TCELL32:OUT.HALF.TOP1
TSTAPUC405EXERESULTO26outputTCELL32:OUT.HALF.BOT2, TCELL32:OUT.HALF.TOP2
TSTAPUC405EXERESULTO27outputTCELL32:OUT.HALF.BOT3, TCELL32:OUT.HALF.TOP3
TSTAPUC405EXERESULTO28outputTCELL32:OUT.HALF.BOT4, TCELL32:OUT.HALF.TOP4
TSTAPUC405EXERESULTO29outputTCELL32:OUT.HALF.BOT5, TCELL32:OUT.HALF.TOP5
TSTAPUC405EXERESULTO3outputTCELL35:OUT.HALF.BOT3, TCELL35:OUT.HALF.TOP3
TSTAPUC405EXERESULTO30outputTCELL32:OUT.HALF.BOT6, TCELL32:OUT.HALF.TOP6
TSTAPUC405EXERESULTO31outputTCELL32:OUT.HALF.BOT7, TCELL32:OUT.HALF.TOP7
TSTAPUC405EXERESULTO4outputTCELL35:OUT.HALF.BOT4, TCELL35:OUT.HALF.TOP4
TSTAPUC405EXERESULTO5outputTCELL35:OUT.HALF.BOT5, TCELL35:OUT.HALF.TOP5
TSTAPUC405EXERESULTO6outputTCELL35:OUT.HALF.BOT6, TCELL35:OUT.HALF.TOP6
TSTAPUC405EXERESULTO7outputTCELL35:OUT.HALF.BOT7, TCELL35:OUT.HALF.TOP7
TSTAPUC405EXERESULTO8outputTCELL34:OUT.HALF.BOT0, TCELL34:OUT.HALF.TOP0
TSTAPUC405EXERESULTO9outputTCELL34:OUT.HALF.BOT1, TCELL34:OUT.HALF.TOP1
TSTAPUC405EXEXERCAIinputTCELL44:IMUX.IMUX10
TSTAPUC405EXEXERCAOoutputTCELL28:OUT.HALF.BOT3, TCELL28:OUT.HALF.TOP3
TSTAPUC405EXEXEROVIinputTCELL44:IMUX.IMUX11
TSTAPUC405EXEXEROVOoutputTCELL28:OUT.SEC2
TSTAPUC405FPUEXCEPTIONIinputTCELL42:IMUX.IMUX7
TSTAPUC405FPUEXCEPTIONOoutputTCELL36:OUT.HALF.BOT0, TCELL36:OUT.HALF.TOP0
TSTAPUC405LWBLDDEPENDIinputTCELL46:IMUX.IMUX7
TSTAPUC405LWBLDDEPENDOoutputTCELL28:OUT.HALF.BOT7, TCELL28:OUT.HALF.TOP7
TSTAPUC405SLEEPREQIinputTCELL46:IMUX.IMUX4
TSTAPUC405SLEEPREQOoutputTCELL29:OUT.HALF.BOT6, TCELL29:OUT.HALF.TOP6
TSTAPUC405WBLDDEPENDIinputTCELL46:IMUX.IMUX6
TSTAPUC405WBLDDEPENDOoutputTCELL28:OUT.HALF.BOT6, TCELL28:OUT.HALF.TOP6
TSTC405APUDCDFULLIinputTCELL45:IMUX.IMUX8
TSTC405APUDCDFULLOoutputTCELL5:OUT.HALF.BOT3, TCELL5:OUT.HALF.TOP3
TSTC405APUDCDHOLDIinputTCELL45:IMUX.IMUX9
TSTC405APUDCDHOLDOoutputTCELL37:OUT.HALF.BOT6, TCELL37:OUT.HALF.TOP6
TSTC405APUDCDINSTRUCTIONI0inputTCELL38:IMUX.IMUX13
TSTC405APUDCDINSTRUCTIONI1inputTCELL38:IMUX.IMUX14
TSTC405APUDCDINSTRUCTIONI10inputTCELL37:IMUX.IMUX14
TSTC405APUDCDINSTRUCTIONI11inputTCELL37:IMUX.IMUX15
TSTC405APUDCDINSTRUCTIONI12inputTCELL36:IMUX.IMUX8
TSTC405APUDCDINSTRUCTIONI13inputTCELL36:IMUX.IMUX9
TSTC405APUDCDINSTRUCTIONI14inputTCELL36:IMUX.IMUX10
TSTC405APUDCDINSTRUCTIONI15inputTCELL36:IMUX.IMUX11
TSTC405APUDCDINSTRUCTIONI16inputTCELL35:IMUX.IMUX8
TSTC405APUDCDINSTRUCTIONI17inputTCELL35:IMUX.IMUX9
TSTC405APUDCDINSTRUCTIONI18inputTCELL35:IMUX.IMUX10
TSTC405APUDCDINSTRUCTIONI19inputTCELL35:IMUX.IMUX11
TSTC405APUDCDINSTRUCTIONI2inputTCELL38:IMUX.IMUX15
TSTC405APUDCDINSTRUCTIONI20inputTCELL34:IMUX.IMUX9
TSTC405APUDCDINSTRUCTIONI21inputTCELL34:IMUX.IMUX10
TSTC405APUDCDINSTRUCTIONI22inputTCELL34:IMUX.IMUX11
TSTC405APUDCDINSTRUCTIONI23inputTCELL34:IMUX.IMUX12
TSTC405APUDCDINSTRUCTIONI24inputTCELL33:IMUX.IMUX12
TSTC405APUDCDINSTRUCTIONI25inputTCELL33:IMUX.IMUX13
TSTC405APUDCDINSTRUCTIONI26inputTCELL33:IMUX.IMUX14
TSTC405APUDCDINSTRUCTIONI27inputTCELL33:IMUX.IMUX15
TSTC405APUDCDINSTRUCTIONI28inputTCELL32:IMUX.IMUX12
TSTC405APUDCDINSTRUCTIONI29inputTCELL32:IMUX.IMUX13
TSTC405APUDCDINSTRUCTIONI3inputTCELL38:IMUX.IMUX16
TSTC405APUDCDINSTRUCTIONI30inputTCELL32:IMUX.IMUX14
TSTC405APUDCDINSTRUCTIONI31inputTCELL32:IMUX.IMUX15
TSTC405APUDCDINSTRUCTIONI4inputTCELL37:IMUX.IMUX8
TSTC405APUDCDINSTRUCTIONI5inputTCELL37:IMUX.IMUX9
TSTC405APUDCDINSTRUCTIONI6inputTCELL37:IMUX.IMUX10
TSTC405APUDCDINSTRUCTIONI7inputTCELL37:IMUX.IMUX11
TSTC405APUDCDINSTRUCTIONI8inputTCELL37:IMUX.IMUX12
TSTC405APUDCDINSTRUCTIONI9inputTCELL37:IMUX.IMUX13
TSTC405APUDCDINSTRUCTIONO0outputTCELL61:OUT.HALF.BOT4, TCELL61:OUT.HALF.TOP4
TSTC405APUDCDINSTRUCTIONO1outputTCELL61:OUT.HALF.BOT5, TCELL61:OUT.HALF.TOP5
TSTC405APUDCDINSTRUCTIONO10outputTCELL59:OUT.HALF.BOT6, TCELL59:OUT.HALF.TOP6
TSTC405APUDCDINSTRUCTIONO11outputTCELL59:OUT.HALF.BOT7, TCELL59:OUT.HALF.TOP7
TSTC405APUDCDINSTRUCTIONO12outputTCELL58:OUT.HALF.BOT4, TCELL58:OUT.HALF.TOP4
TSTC405APUDCDINSTRUCTIONO13outputTCELL58:OUT.HALF.BOT5, TCELL58:OUT.HALF.TOP5
TSTC405APUDCDINSTRUCTIONO14outputTCELL58:OUT.HALF.BOT6, TCELL58:OUT.HALF.TOP6
TSTC405APUDCDINSTRUCTIONO15outputTCELL58:OUT.HALF.BOT7, TCELL58:OUT.HALF.TOP7
TSTC405APUDCDINSTRUCTIONO16outputTCELL57:OUT.HALF.BOT4, TCELL57:OUT.HALF.TOP4
TSTC405APUDCDINSTRUCTIONO17outputTCELL57:OUT.HALF.BOT5, TCELL57:OUT.HALF.TOP5
TSTC405APUDCDINSTRUCTIONO18outputTCELL57:OUT.HALF.BOT6, TCELL57:OUT.HALF.TOP6
TSTC405APUDCDINSTRUCTIONO19outputTCELL57:OUT.HALF.BOT7, TCELL57:OUT.HALF.TOP7
TSTC405APUDCDINSTRUCTIONO2outputTCELL61:OUT.HALF.BOT6, TCELL61:OUT.HALF.TOP6
TSTC405APUDCDINSTRUCTIONO20outputTCELL56:OUT.HALF.BOT4, TCELL56:OUT.HALF.TOP4
TSTC405APUDCDINSTRUCTIONO21outputTCELL56:OUT.HALF.BOT5, TCELL56:OUT.HALF.TOP5
TSTC405APUDCDINSTRUCTIONO22outputTCELL56:OUT.HALF.BOT6, TCELL56:OUT.HALF.TOP6
TSTC405APUDCDINSTRUCTIONO23outputTCELL56:OUT.HALF.BOT7, TCELL56:OUT.HALF.TOP7
TSTC405APUDCDINSTRUCTIONO24outputTCELL55:OUT.HALF.BOT4, TCELL55:OUT.HALF.TOP4
TSTC405APUDCDINSTRUCTIONO25outputTCELL55:OUT.HALF.BOT5, TCELL55:OUT.HALF.TOP5
TSTC405APUDCDINSTRUCTIONO26outputTCELL55:OUT.HALF.BOT6, TCELL55:OUT.HALF.TOP6
TSTC405APUDCDINSTRUCTIONO27outputTCELL55:OUT.HALF.BOT7, TCELL55:OUT.HALF.TOP7
TSTC405APUDCDINSTRUCTIONO28outputTCELL38:OUT.HALF.BOT4, TCELL38:OUT.HALF.TOP4
TSTC405APUDCDINSTRUCTIONO29outputTCELL38:OUT.HALF.BOT5, TCELL38:OUT.HALF.TOP5
TSTC405APUDCDINSTRUCTIONO3outputTCELL61:OUT.HALF.BOT7, TCELL61:OUT.HALF.TOP7
TSTC405APUDCDINSTRUCTIONO30outputTCELL38:OUT.HALF.BOT6, TCELL38:OUT.HALF.TOP6
TSTC405APUDCDINSTRUCTIONO31outputTCELL38:OUT.HALF.BOT7, TCELL38:OUT.HALF.TOP7
TSTC405APUDCDINSTRUCTIONO4outputTCELL60:OUT.HALF.BOT4, TCELL60:OUT.HALF.TOP4
TSTC405APUDCDINSTRUCTIONO5outputTCELL60:OUT.HALF.BOT5, TCELL60:OUT.HALF.TOP5
TSTC405APUDCDINSTRUCTIONO6outputTCELL60:OUT.HALF.BOT6, TCELL60:OUT.HALF.TOP6
TSTC405APUDCDINSTRUCTIONO7outputTCELL60:OUT.HALF.BOT7, TCELL60:OUT.HALF.TOP7
TSTC405APUDCDINSTRUCTIONO8outputTCELL59:OUT.HALF.BOT4, TCELL59:OUT.HALF.TOP4
TSTC405APUDCDINSTRUCTIONO9outputTCELL59:OUT.HALF.BOT5, TCELL59:OUT.HALF.TOP5
TSTC405APUEXEFLUSHIinputTCELL45:IMUX.IMUX10
TSTC405APUEXEFLUSHOoutputTCELL36:OUT.SEC2
TSTC405APUEXEHOLDIinputTCELL45:IMUX.IMUX11
TSTC405APUEXEHOLDOoutputTCELL37:OUT.HALF.BOT5, TCELL37:OUT.HALF.TOP5
TSTC405APUEXELOADDBUSI0inputTCELL31:IMUX.IMUX12
TSTC405APUEXELOADDBUSI1inputTCELL31:IMUX.IMUX13
TSTC405APUEXELOADDBUSI10inputTCELL29:IMUX.IMUX14
TSTC405APUEXELOADDBUSI11inputTCELL29:IMUX.IMUX15
TSTC405APUEXELOADDBUSI12inputTCELL28:IMUX.IMUX12
TSTC405APUEXELOADDBUSI13inputTCELL28:IMUX.IMUX13
TSTC405APUEXELOADDBUSI14inputTCELL28:IMUX.IMUX14
TSTC405APUEXELOADDBUSI15inputTCELL28:IMUX.IMUX15
TSTC405APUEXELOADDBUSI16inputTCELL27:IMUX.IMUX12
TSTC405APUEXELOADDBUSI17inputTCELL27:IMUX.IMUX13
TSTC405APUEXELOADDBUSI18inputTCELL27:IMUX.IMUX14
TSTC405APUEXELOADDBUSI19inputTCELL27:IMUX.IMUX15
TSTC405APUEXELOADDBUSI2inputTCELL31:IMUX.IMUX14
TSTC405APUEXELOADDBUSI20inputTCELL26:IMUX.IMUX8
TSTC405APUEXELOADDBUSI21inputTCELL26:IMUX.IMUX9
TSTC405APUEXELOADDBUSI22inputTCELL26:IMUX.IMUX10
TSTC405APUEXELOADDBUSI23inputTCELL26:IMUX.IMUX11
TSTC405APUEXELOADDBUSI24inputTCELL26:IMUX.IMUX12
TSTC405APUEXELOADDBUSI25inputTCELL26:IMUX.IMUX13
TSTC405APUEXELOADDBUSI26inputTCELL26:IMUX.IMUX14
TSTC405APUEXELOADDBUSI27inputTCELL26:IMUX.IMUX15
TSTC405APUEXELOADDBUSI28inputTCELL25:IMUX.IMUX16
TSTC405APUEXELOADDBUSI29inputTCELL25:IMUX.IMUX17
TSTC405APUEXELOADDBUSI3inputTCELL31:IMUX.IMUX15
TSTC405APUEXELOADDBUSI30inputTCELL25:IMUX.IMUX18
TSTC405APUEXELOADDBUSI31inputTCELL25:IMUX.IMUX19
TSTC405APUEXELOADDBUSI4inputTCELL30:IMUX.IMUX12
TSTC405APUEXELOADDBUSI5inputTCELL30:IMUX.IMUX13
TSTC405APUEXELOADDBUSI6inputTCELL30:IMUX.IMUX14
TSTC405APUEXELOADDBUSI7inputTCELL30:IMUX.IMUX15
TSTC405APUEXELOADDBUSI8inputTCELL29:IMUX.IMUX12
TSTC405APUEXELOADDBUSI9inputTCELL29:IMUX.IMUX13
TSTC405APUEXELOADDBUSO0outputTCELL43:OUT.HALF.BOT0, TCELL43:OUT.HALF.TOP0
TSTC405APUEXELOADDBUSO1outputTCELL43:OUT.HALF.BOT1, TCELL43:OUT.HALF.TOP1
TSTC405APUEXELOADDBUSO10outputTCELL42:OUT.HALF.BOT2, TCELL42:OUT.HALF.TOP2
TSTC405APUEXELOADDBUSO11outputTCELL42:OUT.HALF.BOT3, TCELL42:OUT.HALF.TOP3
TSTC405APUEXELOADDBUSO12outputTCELL42:OUT.HALF.BOT4, TCELL42:OUT.HALF.TOP4
TSTC405APUEXELOADDBUSO13outputTCELL42:OUT.HALF.BOT5, TCELL42:OUT.HALF.TOP5
TSTC405APUEXELOADDBUSO14outputTCELL42:OUT.HALF.BOT6, TCELL42:OUT.HALF.TOP6
TSTC405APUEXELOADDBUSO15outputTCELL42:OUT.HALF.BOT7, TCELL42:OUT.HALF.TOP7
TSTC405APUEXELOADDBUSO16outputTCELL41:OUT.HALF.BOT0, TCELL41:OUT.HALF.TOP0
TSTC405APUEXELOADDBUSO17outputTCELL41:OUT.HALF.BOT1, TCELL41:OUT.HALF.TOP1
TSTC405APUEXELOADDBUSO18outputTCELL41:OUT.HALF.BOT2, TCELL41:OUT.HALF.TOP2
TSTC405APUEXELOADDBUSO19outputTCELL41:OUT.HALF.BOT3, TCELL41:OUT.HALF.TOP3
TSTC405APUEXELOADDBUSO2outputTCELL43:OUT.HALF.BOT2, TCELL43:OUT.HALF.TOP2
TSTC405APUEXELOADDBUSO20outputTCELL41:OUT.HALF.BOT4, TCELL41:OUT.HALF.TOP4
TSTC405APUEXELOADDBUSO21outputTCELL41:OUT.HALF.BOT5, TCELL41:OUT.HALF.TOP5
TSTC405APUEXELOADDBUSO22outputTCELL41:OUT.HALF.BOT6, TCELL41:OUT.HALF.TOP6
TSTC405APUEXELOADDBUSO23outputTCELL41:OUT.HALF.BOT7, TCELL41:OUT.HALF.TOP7
TSTC405APUEXELOADDBUSO24outputTCELL40:OUT.HALF.BOT0, TCELL40:OUT.HALF.TOP0
TSTC405APUEXELOADDBUSO25outputTCELL40:OUT.HALF.BOT1, TCELL40:OUT.HALF.TOP1
TSTC405APUEXELOADDBUSO26outputTCELL40:OUT.HALF.BOT2, TCELL40:OUT.HALF.TOP2
TSTC405APUEXELOADDBUSO27outputTCELL40:OUT.HALF.BOT3, TCELL40:OUT.HALF.TOP3
TSTC405APUEXELOADDBUSO28outputTCELL40:OUT.HALF.BOT4, TCELL40:OUT.HALF.TOP4
TSTC405APUEXELOADDBUSO29outputTCELL40:OUT.HALF.BOT5, TCELL40:OUT.HALF.TOP5
TSTC405APUEXELOADDBUSO3outputTCELL43:OUT.HALF.BOT3, TCELL43:OUT.HALF.TOP3
TSTC405APUEXELOADDBUSO30outputTCELL40:OUT.HALF.BOT6, TCELL40:OUT.HALF.TOP6
TSTC405APUEXELOADDBUSO31outputTCELL40:OUT.HALF.BOT7, TCELL40:OUT.HALF.TOP7
TSTC405APUEXELOADDBUSO4outputTCELL43:OUT.HALF.BOT4, TCELL43:OUT.HALF.TOP4
TSTC405APUEXELOADDBUSO5outputTCELL43:OUT.HALF.BOT5, TCELL43:OUT.HALF.TOP5
TSTC405APUEXELOADDBUSO6outputTCELL43:OUT.HALF.BOT6, TCELL43:OUT.HALF.TOP6
TSTC405APUEXELOADDBUSO7outputTCELL43:OUT.HALF.BOT7, TCELL43:OUT.HALF.TOP7
TSTC405APUEXELOADDBUSO8outputTCELL42:OUT.HALF.BOT0, TCELL42:OUT.HALF.TOP0
TSTC405APUEXELOADDBUSO9outputTCELL42:OUT.HALF.BOT1, TCELL42:OUT.HALF.TOP1
TSTC405APUEXELOADDVALIDIinputTCELL46:IMUX.IMUX8
TSTC405APUEXELOADDVALIDOoutputTCELL36:OUT.SEC1
TSTC405APUEXERADATAI0inputTCELL38:IMUX.IMUX5
TSTC405APUEXERADATAI1inputTCELL38:IMUX.IMUX6
TSTC405APUEXERADATAI10inputTCELL37:IMUX.IMUX18
TSTC405APUEXERADATAI11inputTCELL37:IMUX.IMUX19
TSTC405APUEXERADATAI12inputTCELL36:IMUX.IMUX16
TSTC405APUEXERADATAI13inputTCELL36:IMUX.IMUX17
TSTC405APUEXERADATAI14inputTCELL36:IMUX.IMUX18
TSTC405APUEXERADATAI15inputTCELL36:IMUX.IMUX19
TSTC405APUEXERADATAI16inputTCELL35:IMUX.IMUX16
TSTC405APUEXERADATAI17inputTCELL35:IMUX.IMUX17
TSTC405APUEXERADATAI18inputTCELL35:IMUX.IMUX18
TSTC405APUEXERADATAI19inputTCELL35:IMUX.IMUX19
TSTC405APUEXERADATAI2inputTCELL38:IMUX.IMUX7
TSTC405APUEXERADATAI20inputTCELL34:IMUX.IMUX13
TSTC405APUEXERADATAI21inputTCELL34:IMUX.IMUX14
TSTC405APUEXERADATAI22inputTCELL34:IMUX.IMUX15
TSTC405APUEXERADATAI23inputTCELL34:IMUX.IMUX16
TSTC405APUEXERADATAI24inputTCELL33:IMUX.IMUX16
TSTC405APUEXERADATAI25inputTCELL33:IMUX.IMUX17
TSTC405APUEXERADATAI26inputTCELL33:IMUX.IMUX18
TSTC405APUEXERADATAI27inputTCELL33:IMUX.IMUX19
TSTC405APUEXERADATAI28inputTCELL32:IMUX.IMUX16
TSTC405APUEXERADATAI29inputTCELL32:IMUX.IMUX17
TSTC405APUEXERADATAI3inputTCELL38:IMUX.IMUX8
TSTC405APUEXERADATAI30inputTCELL32:IMUX.IMUX18
TSTC405APUEXERADATAI31inputTCELL32:IMUX.IMUX19
TSTC405APUEXERADATAI4inputTCELL38:IMUX.IMUX9
TSTC405APUEXERADATAI5inputTCELL38:IMUX.IMUX10
TSTC405APUEXERADATAI6inputTCELL38:IMUX.IMUX11
TSTC405APUEXERADATAI7inputTCELL38:IMUX.IMUX12
TSTC405APUEXERADATAI8inputTCELL37:IMUX.IMUX16
TSTC405APUEXERADATAI9inputTCELL37:IMUX.IMUX17
TSTC405APUEXERADATAO0outputTCELL61:OUT.HALF.BOT0, TCELL61:OUT.HALF.TOP0
TSTC405APUEXERADATAO1outputTCELL61:OUT.HALF.BOT1, TCELL61:OUT.HALF.TOP1
TSTC405APUEXERADATAO10outputTCELL59:OUT.HALF.BOT2, TCELL59:OUT.HALF.TOP2
TSTC405APUEXERADATAO11outputTCELL59:OUT.HALF.BOT3, TCELL59:OUT.HALF.TOP3
TSTC405APUEXERADATAO12outputTCELL58:OUT.HALF.BOT0, TCELL58:OUT.HALF.TOP0
TSTC405APUEXERADATAO13outputTCELL58:OUT.HALF.BOT1, TCELL58:OUT.HALF.TOP1
TSTC405APUEXERADATAO14outputTCELL58:OUT.HALF.BOT2, TCELL58:OUT.HALF.TOP2
TSTC405APUEXERADATAO15outputTCELL58:OUT.HALF.BOT3, TCELL58:OUT.HALF.TOP3
TSTC405APUEXERADATAO16outputTCELL57:OUT.HALF.BOT0, TCELL57:OUT.HALF.TOP0
TSTC405APUEXERADATAO17outputTCELL57:OUT.HALF.BOT1, TCELL57:OUT.HALF.TOP1
TSTC405APUEXERADATAO18outputTCELL57:OUT.HALF.BOT2, TCELL57:OUT.HALF.TOP2
TSTC405APUEXERADATAO19outputTCELL57:OUT.HALF.BOT3, TCELL57:OUT.HALF.TOP3
TSTC405APUEXERADATAO2outputTCELL61:OUT.HALF.BOT2, TCELL61:OUT.HALF.TOP2
TSTC405APUEXERADATAO20outputTCELL56:OUT.HALF.BOT0, TCELL56:OUT.HALF.TOP0
TSTC405APUEXERADATAO21outputTCELL56:OUT.HALF.BOT1, TCELL56:OUT.HALF.TOP1
TSTC405APUEXERADATAO22outputTCELL56:OUT.HALF.BOT2, TCELL56:OUT.HALF.TOP2
TSTC405APUEXERADATAO23outputTCELL56:OUT.HALF.BOT3, TCELL56:OUT.HALF.TOP3
TSTC405APUEXERADATAO24outputTCELL55:OUT.HALF.BOT0, TCELL55:OUT.HALF.TOP0
TSTC405APUEXERADATAO25outputTCELL55:OUT.HALF.BOT1, TCELL55:OUT.HALF.TOP1
TSTC405APUEXERADATAO26outputTCELL55:OUT.HALF.BOT2, TCELL55:OUT.HALF.TOP2
TSTC405APUEXERADATAO27outputTCELL55:OUT.HALF.BOT3, TCELL55:OUT.HALF.TOP3
TSTC405APUEXERADATAO28outputTCELL38:OUT.HALF.BOT0, TCELL38:OUT.HALF.TOP0
TSTC405APUEXERADATAO29outputTCELL38:OUT.HALF.BOT1, TCELL38:OUT.HALF.TOP1
TSTC405APUEXERADATAO3outputTCELL61:OUT.HALF.BOT3, TCELL61:OUT.HALF.TOP3
TSTC405APUEXERADATAO30outputTCELL38:OUT.HALF.BOT2, TCELL38:OUT.HALF.TOP2
TSTC405APUEXERADATAO31outputTCELL38:OUT.HALF.BOT3, TCELL38:OUT.HALF.TOP3
TSTC405APUEXERADATAO4outputTCELL60:OUT.HALF.BOT0, TCELL60:OUT.HALF.TOP0
TSTC405APUEXERADATAO5outputTCELL60:OUT.HALF.BOT1, TCELL60:OUT.HALF.TOP1
TSTC405APUEXERADATAO6outputTCELL60:OUT.HALF.BOT2, TCELL60:OUT.HALF.TOP2
TSTC405APUEXERADATAO7outputTCELL60:OUT.HALF.BOT3, TCELL60:OUT.HALF.TOP3
TSTC405APUEXERADATAO8outputTCELL59:OUT.HALF.BOT0, TCELL59:OUT.HALF.TOP0
TSTC405APUEXERADATAO9outputTCELL59:OUT.HALF.BOT1, TCELL59:OUT.HALF.TOP1
TSTC405APUEXERBDATAI0inputTCELL31:IMUX.IMUX16
TSTC405APUEXERBDATAI1inputTCELL31:IMUX.IMUX17
TSTC405APUEXERBDATAI10inputTCELL29:IMUX.IMUX18
TSTC405APUEXERBDATAI11inputTCELL29:IMUX.IMUX19
TSTC405APUEXERBDATAI12inputTCELL28:IMUX.IMUX16
TSTC405APUEXERBDATAI13inputTCELL28:IMUX.IMUX17
TSTC405APUEXERBDATAI14inputTCELL28:IMUX.IMUX18
TSTC405APUEXERBDATAI15inputTCELL28:IMUX.IMUX19
TSTC405APUEXERBDATAI16inputTCELL27:IMUX.IMUX16
TSTC405APUEXERBDATAI17inputTCELL27:IMUX.IMUX17
TSTC405APUEXERBDATAI18inputTCELL27:IMUX.IMUX18
TSTC405APUEXERBDATAI19inputTCELL27:IMUX.IMUX19
TSTC405APUEXERBDATAI2inputTCELL31:IMUX.IMUX18
TSTC405APUEXERBDATAI20inputTCELL26:IMUX.IMUX16
TSTC405APUEXERBDATAI21inputTCELL26:IMUX.IMUX17
TSTC405APUEXERBDATAI22inputTCELL26:IMUX.IMUX18
TSTC405APUEXERBDATAI23inputTCELL26:IMUX.IMUX19
TSTC405APUEXERBDATAI24inputTCELL25:IMUX.IMUX8
TSTC405APUEXERBDATAI25inputTCELL25:IMUX.IMUX9
TSTC405APUEXERBDATAI26inputTCELL25:IMUX.IMUX10
TSTC405APUEXERBDATAI27inputTCELL25:IMUX.IMUX11
TSTC405APUEXERBDATAI28inputTCELL25:IMUX.IMUX12
TSTC405APUEXERBDATAI29inputTCELL25:IMUX.IMUX13
TSTC405APUEXERBDATAI3inputTCELL31:IMUX.IMUX19
TSTC405APUEXERBDATAI30inputTCELL25:IMUX.IMUX14
TSTC405APUEXERBDATAI31inputTCELL25:IMUX.IMUX15
TSTC405APUEXERBDATAI4inputTCELL30:IMUX.IMUX16
TSTC405APUEXERBDATAI5inputTCELL30:IMUX.IMUX17
TSTC405APUEXERBDATAI6inputTCELL30:IMUX.IMUX18
TSTC405APUEXERBDATAI7inputTCELL30:IMUX.IMUX19
TSTC405APUEXERBDATAI8inputTCELL29:IMUX.IMUX16
TSTC405APUEXERBDATAI9inputTCELL29:IMUX.IMUX17
TSTC405APUEXERBDATAO0outputTCELL47:OUT.HALF.BOT0, TCELL47:OUT.HALF.TOP0
TSTC405APUEXERBDATAO1outputTCELL47:OUT.HALF.BOT1, TCELL47:OUT.HALF.TOP1
TSTC405APUEXERBDATAO10outputTCELL46:OUT.HALF.BOT2, TCELL46:OUT.HALF.TOP2
TSTC405APUEXERBDATAO11outputTCELL46:OUT.HALF.BOT3, TCELL46:OUT.HALF.TOP3
TSTC405APUEXERBDATAO12outputTCELL46:OUT.HALF.BOT4, TCELL46:OUT.HALF.TOP4
TSTC405APUEXERBDATAO13outputTCELL46:OUT.HALF.BOT5, TCELL46:OUT.HALF.TOP5
TSTC405APUEXERBDATAO14outputTCELL46:OUT.HALF.BOT6, TCELL46:OUT.HALF.TOP6
TSTC405APUEXERBDATAO15outputTCELL46:OUT.HALF.BOT7, TCELL46:OUT.HALF.TOP7
TSTC405APUEXERBDATAO16outputTCELL45:OUT.HALF.BOT0, TCELL45:OUT.HALF.TOP0
TSTC405APUEXERBDATAO17outputTCELL45:OUT.HALF.BOT1, TCELL45:OUT.HALF.TOP1
TSTC405APUEXERBDATAO18outputTCELL45:OUT.HALF.BOT2, TCELL45:OUT.HALF.TOP2
TSTC405APUEXERBDATAO19outputTCELL45:OUT.HALF.BOT3, TCELL45:OUT.HALF.TOP3
TSTC405APUEXERBDATAO2outputTCELL47:OUT.HALF.BOT2, TCELL47:OUT.HALF.TOP2
TSTC405APUEXERBDATAO20outputTCELL45:OUT.HALF.BOT4, TCELL45:OUT.HALF.TOP4
TSTC405APUEXERBDATAO21outputTCELL45:OUT.HALF.BOT5, TCELL45:OUT.HALF.TOP5
TSTC405APUEXERBDATAO22outputTCELL45:OUT.HALF.BOT6, TCELL45:OUT.HALF.TOP6
TSTC405APUEXERBDATAO23outputTCELL45:OUT.HALF.BOT7, TCELL45:OUT.HALF.TOP7
TSTC405APUEXERBDATAO24outputTCELL44:OUT.HALF.BOT0, TCELL44:OUT.HALF.TOP0
TSTC405APUEXERBDATAO25outputTCELL44:OUT.HALF.BOT1, TCELL44:OUT.HALF.TOP1
TSTC405APUEXERBDATAO26outputTCELL44:OUT.HALF.BOT2, TCELL44:OUT.HALF.TOP2
TSTC405APUEXERBDATAO27outputTCELL44:OUT.HALF.BOT3, TCELL44:OUT.HALF.TOP3
TSTC405APUEXERBDATAO28outputTCELL44:OUT.HALF.BOT4, TCELL44:OUT.HALF.TOP4
TSTC405APUEXERBDATAO29outputTCELL44:OUT.HALF.BOT5, TCELL44:OUT.HALF.TOP5
TSTC405APUEXERBDATAO3outputTCELL47:OUT.HALF.BOT3, TCELL47:OUT.HALF.TOP3
TSTC405APUEXERBDATAO30outputTCELL44:OUT.HALF.BOT6, TCELL44:OUT.HALF.TOP6
TSTC405APUEXERBDATAO31outputTCELL44:OUT.HALF.BOT7, TCELL44:OUT.HALF.TOP7
TSTC405APUEXERBDATAO4outputTCELL47:OUT.HALF.BOT4, TCELL47:OUT.HALF.TOP4
TSTC405APUEXERBDATAO5outputTCELL47:OUT.HALF.BOT5, TCELL47:OUT.HALF.TOP5
TSTC405APUEXERBDATAO6outputTCELL47:OUT.HALF.BOT6, TCELL47:OUT.HALF.TOP6
TSTC405APUEXERBDATAO7outputTCELL47:OUT.HALF.BOT7, TCELL47:OUT.HALF.TOP7
TSTC405APUEXERBDATAO8outputTCELL46:OUT.HALF.BOT0, TCELL46:OUT.HALF.TOP0
TSTC405APUEXERBDATAO9outputTCELL46:OUT.HALF.BOT1, TCELL46:OUT.HALF.TOP1
TSTC405APUEXEWDCNTI0inputTCELL47:IMUX.IMUX8
TSTC405APUEXEWDCNTI1inputTCELL47:IMUX.IMUX9
TSTC405APUEXEWDCNTO0outputTCELL7:OUT.HALF.BOT4, TCELL7:OUT.HALF.TOP4
TSTC405APUEXEWDCNTO1outputTCELL7:OUT.HALF.BOT5, TCELL7:OUT.HALF.TOP5
TSTC405APUMSRFE0IinputTCELL47:IMUX.IMUX10
TSTC405APUMSRFE0OoutputTCELL7:OUT.HALF.BOT6, TCELL7:OUT.HALF.TOP6
TSTC405APUMSRFE1IinputTCELL47:IMUX.IMUX11
TSTC405APUMSRFE1OoutputTCELL7:OUT.HALF.BOT7, TCELL7:OUT.HALF.TOP7
TSTC405APUWBBYTEENI0inputTCELL24:IMUX.IMUX10
TSTC405APUWBBYTEENI1inputTCELL24:IMUX.IMUX11
TSTC405APUWBBYTEENI2inputTCELL24:IMUX.IMUX12
TSTC405APUWBBYTEENI3inputTCELL24:IMUX.IMUX13
TSTC405APUWBBYTEENO0outputTCELL3:OUT.HALF.BOT0, TCELL3:OUT.HALF.TOP0
TSTC405APUWBBYTEENO1outputTCELL3:OUT.HALF.BOT1, TCELL3:OUT.HALF.TOP1
TSTC405APUWBBYTEENO2outputTCELL3:OUT.HALF.BOT2, TCELL3:OUT.HALF.TOP2
TSTC405APUWBBYTEENO3outputTCELL3:OUT.HALF.BOT3, TCELL3:OUT.HALF.TOP3
TSTC405APUWBENDIANIinputTCELL46:IMUX.IMUX9
TSTC405APUWBENDIANOoutputTCELL36:OUT.SEC0
TSTC405APUWBFLUSHIinputTCELL46:IMUX.IMUX10
TSTC405APUWBFLUSHOoutputTCELL5:OUT.HALF.BOT1, TCELL5:OUT.HALF.TOP1
TSTC405APUWBHOLDIinputTCELL46:IMUX.IMUX11
TSTC405APUWBHOLDOoutputTCELL5:OUT.HALF.BOT2, TCELL5:OUT.HALF.TOP2
TSTC405APUXERCAIinputTCELL44:IMUX.IMUX5
TSTC405APUXERCAOoutputTCELL37:OUT.HALF.BOT7, TCELL37:OUT.HALF.TOP7
TSTC405DCRABUSI0inputTCELL27:IMUX.IMUX8
TSTC405DCRABUSI1inputTCELL27:IMUX.IMUX9
TSTC405DCRABUSI2inputTCELL27:IMUX.IMUX10
TSTC405DCRABUSI3inputTCELL27:IMUX.IMUX11
TSTC405DCRABUSI4inputTCELL28:IMUX.IMUX8
TSTC405DCRABUSI5inputTCELL28:IMUX.IMUX9
TSTC405DCRABUSI6inputTCELL28:IMUX.IMUX10
TSTC405DCRABUSI7inputTCELL28:IMUX.IMUX11
TSTC405DCRABUSI8inputTCELL29:IMUX.IMUX8
TSTC405DCRABUSI9inputTCELL29:IMUX.IMUX9
TSTC405DCRDBUSOUTI0inputTCELL46:IMUX.IMUX12
TSTC405DCRDBUSOUTI1inputTCELL46:IMUX.IMUX13
TSTC405DCRDBUSOUTI10inputTCELL44:IMUX.IMUX14
TSTC405DCRDBUSOUTI11inputTCELL44:IMUX.IMUX15
TSTC405DCRDBUSOUTI12inputTCELL42:IMUX.IMUX12
TSTC405DCRDBUSOUTI13inputTCELL42:IMUX.IMUX13
TSTC405DCRDBUSOUTI14inputTCELL42:IMUX.IMUX14
TSTC405DCRDBUSOUTI15inputTCELL42:IMUX.IMUX15
TSTC405DCRDBUSOUTI16inputTCELL41:IMUX.IMUX12
TSTC405DCRDBUSOUTI17inputTCELL41:IMUX.IMUX13
TSTC405DCRDBUSOUTI18inputTCELL41:IMUX.IMUX14
TSTC405DCRDBUSOUTI19inputTCELL41:IMUX.IMUX15
TSTC405DCRDBUSOUTI2inputTCELL46:IMUX.IMUX14
TSTC405DCRDBUSOUTI20inputTCELL40:IMUX.IMUX16
TSTC405DCRDBUSOUTI21inputTCELL40:IMUX.IMUX17
TSTC405DCRDBUSOUTI22inputTCELL40:IMUX.IMUX18
TSTC405DCRDBUSOUTI23inputTCELL40:IMUX.IMUX19
TSTC405DCRDBUSOUTI24inputTCELL36:IMUX.IMUX12
TSTC405DCRDBUSOUTI25inputTCELL36:IMUX.IMUX13
TSTC405DCRDBUSOUTI26inputTCELL36:IMUX.IMUX14
TSTC405DCRDBUSOUTI27inputTCELL36:IMUX.IMUX15
TSTC405DCRDBUSOUTI28inputTCELL35:IMUX.IMUX12
TSTC405DCRDBUSOUTI29inputTCELL35:IMUX.IMUX13
TSTC405DCRDBUSOUTI3inputTCELL46:IMUX.IMUX15
TSTC405DCRDBUSOUTI30inputTCELL35:IMUX.IMUX14
TSTC405DCRDBUSOUTI31inputTCELL35:IMUX.IMUX15
TSTC405DCRDBUSOUTI4inputTCELL45:IMUX.IMUX12
TSTC405DCRDBUSOUTI5inputTCELL45:IMUX.IMUX13
TSTC405DCRDBUSOUTI6inputTCELL45:IMUX.IMUX14
TSTC405DCRDBUSOUTI7inputTCELL45:IMUX.IMUX15
TSTC405DCRDBUSOUTI8inputTCELL44:IMUX.IMUX12
TSTC405DCRDBUSOUTI9inputTCELL44:IMUX.IMUX13
TSTC405DCRREADIinputTCELL29:IMUX.IMUX10
TSTC405DCRWRITEIinputTCELL29:IMUX.IMUX11
TSTC405DSOCMABORTOPIinputTCELL39:IMUX.IMUX15
TSTC405DSOCMABORTOPOoutputTCELL6:OUT.HALF.BOT5, TCELL6:OUT.HALF.TOP5
TSTC405DSOCMABORTREQIinputTCELL39:IMUX.IMUX14
TSTC405DSOCMABORTREQOoutputTCELL6:OUT.HALF.BOT6, TCELL6:OUT.HALF.TOP6
TSTC405DSOCMABUSI0inputTCELL14:IMUX.IMUX11
TSTC405DSOCMABUSI1inputTCELL14:IMUX.IMUX12
TSTC405DSOCMABUSI10inputTCELL12:IMUX.IMUX10
TSTC405DSOCMABUSI11inputTCELL12:IMUX.IMUX11
TSTC405DSOCMABUSI12inputTCELL11:IMUX.IMUX5
TSTC405DSOCMABUSI13inputTCELL11:IMUX.IMUX6
TSTC405DSOCMABUSI14inputTCELL11:IMUX.IMUX7
TSTC405DSOCMABUSI15inputTCELL11:IMUX.IMUX8
TSTC405DSOCMABUSI16inputTCELL43:IMUX.IMUX8
TSTC405DSOCMABUSI17inputTCELL43:IMUX.IMUX9
TSTC405DSOCMABUSI18inputTCELL43:IMUX.IMUX10
TSTC405DSOCMABUSI19inputTCELL43:IMUX.IMUX11
TSTC405DSOCMABUSI2inputTCELL14:IMUX.IMUX13
TSTC405DSOCMABUSI20inputTCELL42:IMUX.IMUX8
TSTC405DSOCMABUSI21inputTCELL42:IMUX.IMUX9
TSTC405DSOCMABUSI22inputTCELL42:IMUX.IMUX10
TSTC405DSOCMABUSI23inputTCELL42:IMUX.IMUX11
TSTC405DSOCMABUSI24inputTCELL41:IMUX.IMUX8
TSTC405DSOCMABUSI25inputTCELL41:IMUX.IMUX9
TSTC405DSOCMABUSI26inputTCELL41:IMUX.IMUX10
TSTC405DSOCMABUSI27inputTCELL41:IMUX.IMUX11
TSTC405DSOCMABUSI28inputTCELL39:IMUX.IMUX8
TSTC405DSOCMABUSI29inputTCELL39:IMUX.IMUX9
TSTC405DSOCMABUSI3inputTCELL14:IMUX.IMUX14
TSTC405DSOCMABUSI4inputTCELL13:IMUX.IMUX8
TSTC405DSOCMABUSI5inputTCELL13:IMUX.IMUX9
TSTC405DSOCMABUSI6inputTCELL13:IMUX.IMUX10
TSTC405DSOCMABUSI7inputTCELL13:IMUX.IMUX11
TSTC405DSOCMABUSI8inputTCELL12:IMUX.IMUX8
TSTC405DSOCMABUSI9inputTCELL12:IMUX.IMUX9
TSTC405DSOCMABUSO0outputTCELL23:OUT.HALF.BOT0, TCELL23:OUT.HALF.TOP0
TSTC405DSOCMABUSO1outputTCELL23:OUT.HALF.BOT1, TCELL23:OUT.HALF.TOP1
TSTC405DSOCMABUSO10outputTCELL21:OUT.HALF.BOT2, TCELL21:OUT.HALF.TOP2
TSTC405DSOCMABUSO11outputTCELL21:OUT.HALF.BOT3, TCELL21:OUT.HALF.TOP3
TSTC405DSOCMABUSO12outputTCELL20:OUT.HALF.BOT0, TCELL20:OUT.HALF.TOP0
TSTC405DSOCMABUSO13outputTCELL20:OUT.HALF.BOT1, TCELL20:OUT.HALF.TOP1
TSTC405DSOCMABUSO14outputTCELL20:OUT.HALF.BOT2, TCELL20:OUT.HALF.TOP2
TSTC405DSOCMABUSO15outputTCELL20:OUT.HALF.BOT3, TCELL20:OUT.HALF.TOP3
TSTC405DSOCMABUSO16outputTCELL19:OUT.HALF.BOT0, TCELL19:OUT.HALF.TOP0
TSTC405DSOCMABUSO17outputTCELL19:OUT.HALF.BOT1, TCELL19:OUT.HALF.TOP1
TSTC405DSOCMABUSO18outputTCELL19:OUT.HALF.BOT2, TCELL19:OUT.HALF.TOP2
TSTC405DSOCMABUSO19outputTCELL19:OUT.HALF.BOT3, TCELL19:OUT.HALF.TOP3
TSTC405DSOCMABUSO2outputTCELL23:OUT.HALF.BOT2, TCELL23:OUT.HALF.TOP2
TSTC405DSOCMABUSO20outputTCELL18:OUT.HALF.BOT0, TCELL18:OUT.HALF.TOP0
TSTC405DSOCMABUSO21outputTCELL18:OUT.HALF.BOT1, TCELL18:OUT.HALF.TOP1
TSTC405DSOCMABUSO22outputTCELL18:OUT.HALF.BOT2, TCELL18:OUT.HALF.TOP2
TSTC405DSOCMABUSO23outputTCELL18:OUT.HALF.BOT3, TCELL18:OUT.HALF.TOP3
TSTC405DSOCMABUSO24outputTCELL17:OUT.HALF.BOT0, TCELL17:OUT.HALF.TOP0
TSTC405DSOCMABUSO25outputTCELL17:OUT.HALF.BOT1, TCELL17:OUT.HALF.TOP1
TSTC405DSOCMABUSO26outputTCELL17:OUT.HALF.BOT2, TCELL17:OUT.HALF.TOP2
TSTC405DSOCMABUSO27outputTCELL17:OUT.HALF.BOT3, TCELL17:OUT.HALF.TOP3
TSTC405DSOCMABUSO28outputTCELL16:OUT.HALF.BOT0, TCELL16:OUT.HALF.TOP0
TSTC405DSOCMABUSO29outputTCELL16:OUT.HALF.BOT1, TCELL16:OUT.HALF.TOP1
TSTC405DSOCMABUSO3outputTCELL23:OUT.HALF.BOT3, TCELL23:OUT.HALF.TOP3
TSTC405DSOCMABUSO4outputTCELL22:OUT.HALF.BOT0, TCELL22:OUT.HALF.TOP0
TSTC405DSOCMABUSO5outputTCELL22:OUT.HALF.BOT1, TCELL22:OUT.HALF.TOP1
TSTC405DSOCMABUSO6outputTCELL22:OUT.HALF.BOT2, TCELL22:OUT.HALF.TOP2
TSTC405DSOCMABUSO7outputTCELL22:OUT.HALF.BOT3, TCELL22:OUT.HALF.TOP3
TSTC405DSOCMABUSO8outputTCELL21:OUT.HALF.BOT0, TCELL21:OUT.HALF.TOP0
TSTC405DSOCMABUSO9outputTCELL21:OUT.HALF.BOT1, TCELL21:OUT.HALF.TOP1
TSTC405DSOCMBYTEENI0inputTCELL39:IMUX.IMUX10
TSTC405DSOCMBYTEENI1inputTCELL39:IMUX.IMUX11
TSTC405DSOCMBYTEENI2inputTCELL39:IMUX.IMUX12
TSTC405DSOCMBYTEENI3inputTCELL39:IMUX.IMUX13
TSTC405DSOCMBYTEENO0outputTCELL6:OUT.HALF.BOT0, TCELL6:OUT.HALF.TOP0
TSTC405DSOCMBYTEENO1outputTCELL6:OUT.HALF.BOT1, TCELL6:OUT.HALF.TOP1
TSTC405DSOCMBYTEENO2outputTCELL6:OUT.HALF.BOT2, TCELL6:OUT.HALF.TOP2
TSTC405DSOCMBYTEENO3outputTCELL6:OUT.HALF.BOT3, TCELL6:OUT.HALF.TOP3
TSTC405DSOCMLOADREQIinputTCELL43:IMUX.IMUX12
TSTC405DSOCMLOADREQOoutputTCELL6:OUT.HALF.BOT7, TCELL6:OUT.HALF.TOP7
TSTC405DSOCMSTOREREQIinputTCELL43:IMUX.IMUX13
TSTC405DSOCMSTOREREQOoutputTCELL16:OUT.HALF.BOT6, TCELL16:OUT.HALF.TOP6
TSTC405DSOCMWAITIinputTCELL43:IMUX.IMUX14
TSTC405DSOCMWAITOoutputTCELL16:OUT.HALF.BOT7, TCELL16:OUT.HALF.TOP7
TSTC405DSOCMWRDBUSI0inputTCELL47:IMUX.IMUX12
TSTC405DSOCMWRDBUSI1inputTCELL47:IMUX.IMUX13
TSTC405DSOCMWRDBUSI10inputTCELL45:IMUX.IMUX18
TSTC405DSOCMWRDBUSI11inputTCELL45:IMUX.IMUX19
TSTC405DSOCMWRDBUSI12inputTCELL44:IMUX.IMUX16
TSTC405DSOCMWRDBUSI13inputTCELL44:IMUX.IMUX17
TSTC405DSOCMWRDBUSI14inputTCELL44:IMUX.IMUX18
TSTC405DSOCMWRDBUSI15inputTCELL44:IMUX.IMUX19
TSTC405DSOCMWRDBUSI16inputTCELL43:IMUX.IMUX16
TSTC405DSOCMWRDBUSI17inputTCELL43:IMUX.IMUX17
TSTC405DSOCMWRDBUSI18inputTCELL43:IMUX.IMUX18
TSTC405DSOCMWRDBUSI19inputTCELL43:IMUX.IMUX19
TSTC405DSOCMWRDBUSI2inputTCELL47:IMUX.IMUX14
TSTC405DSOCMWRDBUSI20inputTCELL42:IMUX.IMUX16
TSTC405DSOCMWRDBUSI21inputTCELL42:IMUX.IMUX17
TSTC405DSOCMWRDBUSI22inputTCELL42:IMUX.IMUX18
TSTC405DSOCMWRDBUSI23inputTCELL42:IMUX.IMUX19
TSTC405DSOCMWRDBUSI24inputTCELL41:IMUX.IMUX16
TSTC405DSOCMWRDBUSI25inputTCELL41:IMUX.IMUX17
TSTC405DSOCMWRDBUSI26inputTCELL41:IMUX.IMUX18
TSTC405DSOCMWRDBUSI27inputTCELL41:IMUX.IMUX19
TSTC405DSOCMWRDBUSI28inputTCELL39:IMUX.IMUX16
TSTC405DSOCMWRDBUSI29inputTCELL39:IMUX.IMUX17
TSTC405DSOCMWRDBUSI3inputTCELL47:IMUX.IMUX15
TSTC405DSOCMWRDBUSI30inputTCELL39:IMUX.IMUX18
TSTC405DSOCMWRDBUSI31inputTCELL39:IMUX.IMUX19
TSTC405DSOCMWRDBUSI4inputTCELL46:IMUX.IMUX16
TSTC405DSOCMWRDBUSI5inputTCELL46:IMUX.IMUX17
TSTC405DSOCMWRDBUSI6inputTCELL46:IMUX.IMUX18
TSTC405DSOCMWRDBUSI7inputTCELL46:IMUX.IMUX19
TSTC405DSOCMWRDBUSI8inputTCELL45:IMUX.IMUX16
TSTC405DSOCMWRDBUSI9inputTCELL45:IMUX.IMUX17
TSTC405DSOCMWRDBUSO0outputTCELL23:OUT.HALF.BOT4, TCELL23:OUT.HALF.TOP4
TSTC405DSOCMWRDBUSO1outputTCELL23:OUT.HALF.BOT5, TCELL23:OUT.HALF.TOP5
TSTC405DSOCMWRDBUSO10outputTCELL21:OUT.HALF.BOT6, TCELL21:OUT.HALF.TOP6
TSTC405DSOCMWRDBUSO11outputTCELL21:OUT.HALF.BOT7, TCELL21:OUT.HALF.TOP7
TSTC405DSOCMWRDBUSO12outputTCELL20:OUT.HALF.BOT4, TCELL20:OUT.HALF.TOP4
TSTC405DSOCMWRDBUSO13outputTCELL20:OUT.HALF.BOT5, TCELL20:OUT.HALF.TOP5
TSTC405DSOCMWRDBUSO14outputTCELL20:OUT.HALF.BOT6, TCELL20:OUT.HALF.TOP6
TSTC405DSOCMWRDBUSO15outputTCELL20:OUT.HALF.BOT7, TCELL20:OUT.HALF.TOP7
TSTC405DSOCMWRDBUSO16outputTCELL19:OUT.HALF.BOT4, TCELL19:OUT.HALF.TOP4
TSTC405DSOCMWRDBUSO17outputTCELL19:OUT.HALF.BOT5, TCELL19:OUT.HALF.TOP5
TSTC405DSOCMWRDBUSO18outputTCELL19:OUT.HALF.BOT6, TCELL19:OUT.HALF.TOP6
TSTC405DSOCMWRDBUSO19outputTCELL19:OUT.HALF.BOT7, TCELL19:OUT.HALF.TOP7
TSTC405DSOCMWRDBUSO2outputTCELL23:OUT.HALF.BOT6, TCELL23:OUT.HALF.TOP6
TSTC405DSOCMWRDBUSO20outputTCELL18:OUT.HALF.BOT4, TCELL18:OUT.HALF.TOP4
TSTC405DSOCMWRDBUSO21outputTCELL18:OUT.HALF.BOT5, TCELL18:OUT.HALF.TOP5
TSTC405DSOCMWRDBUSO22outputTCELL18:OUT.HALF.BOT6, TCELL18:OUT.HALF.TOP6
TSTC405DSOCMWRDBUSO23outputTCELL18:OUT.HALF.BOT7, TCELL18:OUT.HALF.TOP7
TSTC405DSOCMWRDBUSO24outputTCELL17:OUT.HALF.BOT4, TCELL17:OUT.HALF.TOP4
TSTC405DSOCMWRDBUSO25outputTCELL17:OUT.HALF.BOT5, TCELL17:OUT.HALF.TOP5
TSTC405DSOCMWRDBUSO26outputTCELL17:OUT.HALF.BOT6, TCELL17:OUT.HALF.TOP6
TSTC405DSOCMWRDBUSO27outputTCELL17:OUT.HALF.BOT7, TCELL17:OUT.HALF.TOP7
TSTC405DSOCMWRDBUSO28outputTCELL16:OUT.HALF.BOT2, TCELL16:OUT.HALF.TOP2
TSTC405DSOCMWRDBUSO29outputTCELL16:OUT.HALF.BOT3, TCELL16:OUT.HALF.TOP3
TSTC405DSOCMWRDBUSO3outputTCELL23:OUT.HALF.BOT7, TCELL23:OUT.HALF.TOP7
TSTC405DSOCMWRDBUSO30outputTCELL16:OUT.HALF.BOT4, TCELL16:OUT.HALF.TOP4
TSTC405DSOCMWRDBUSO31outputTCELL16:OUT.HALF.BOT5, TCELL16:OUT.HALF.TOP5
TSTC405DSOCMWRDBUSO4outputTCELL22:OUT.HALF.BOT4, TCELL22:OUT.HALF.TOP4
TSTC405DSOCMWRDBUSO5outputTCELL22:OUT.HALF.BOT5, TCELL22:OUT.HALF.TOP5
TSTC405DSOCMWRDBUSO6outputTCELL22:OUT.HALF.BOT6, TCELL22:OUT.HALF.TOP6
TSTC405DSOCMWRDBUSO7outputTCELL22:OUT.HALF.BOT7, TCELL22:OUT.HALF.TOP7
TSTC405DSOCMWRDBUSO8outputTCELL21:OUT.HALF.BOT4, TCELL21:OUT.HALF.TOP4
TSTC405DSOCMWRDBUSO9outputTCELL21:OUT.HALF.BOT5, TCELL21:OUT.HALF.TOP5
TSTC405DSOCMXLTVALIDIinputTCELL43:IMUX.IMUX15
TSTC405DSOCMXLTVALIDOoutputTCELL6:OUT.HALF.BOT4, TCELL6:OUT.HALF.TOP4
TSTC405ISOCMABORTIinputTCELL24:IMUX.IMUX17
TSTC405ISOCMABORTOoutputTCELL49:OUT.HALF.BOT3, TCELL49:OUT.HALF.TOP3
TSTC405ISOCMABUSI0inputTCELL14:IMUX.IMUX15
TSTC405ISOCMABUSI1inputTCELL14:IMUX.IMUX16
TSTC405ISOCMABUSI10inputTCELL12:IMUX.IMUX14
TSTC405ISOCMABUSI11inputTCELL12:IMUX.IMUX15
TSTC405ISOCMABUSI12inputTCELL11:IMUX.IMUX11
TSTC405ISOCMABUSI13inputTCELL11:IMUX.IMUX12
TSTC405ISOCMABUSI14inputTCELL11:IMUX.IMUX13
TSTC405ISOCMABUSI15inputTCELL11:IMUX.IMUX14
TSTC405ISOCMABUSI16inputTCELL10:IMUX.IMUX16
TSTC405ISOCMABUSI17inputTCELL10:IMUX.IMUX17
TSTC405ISOCMABUSI18inputTCELL10:IMUX.IMUX18
TSTC405ISOCMABUSI19inputTCELL10:IMUX.IMUX19
TSTC405ISOCMABUSI2inputTCELL14:IMUX.IMUX17
TSTC405ISOCMABUSI20inputTCELL9:IMUX.IMUX15
TSTC405ISOCMABUSI21inputTCELL9:IMUX.IMUX16
TSTC405ISOCMABUSI22inputTCELL9:IMUX.IMUX17
TSTC405ISOCMABUSI23inputTCELL9:IMUX.IMUX18
TSTC405ISOCMABUSI24inputTCELL9:IMUX.IMUX19
TSTC405ISOCMABUSI25inputTCELL8:IMUX.IMUX13
TSTC405ISOCMABUSI26inputTCELL8:IMUX.IMUX14
TSTC405ISOCMABUSI27inputTCELL8:IMUX.IMUX15
TSTC405ISOCMABUSI28inputTCELL8:IMUX.IMUX16
TSTC405ISOCMABUSI29inputTCELL8:IMUX.IMUX17
TSTC405ISOCMABUSI3inputTCELL14:IMUX.IMUX18
TSTC405ISOCMABUSI4inputTCELL13:IMUX.IMUX12
TSTC405ISOCMABUSI5inputTCELL13:IMUX.IMUX13
TSTC405ISOCMABUSI6inputTCELL13:IMUX.IMUX14
TSTC405ISOCMABUSI7inputTCELL13:IMUX.IMUX15
TSTC405ISOCMABUSI8inputTCELL12:IMUX.IMUX12
TSTC405ISOCMABUSI9inputTCELL12:IMUX.IMUX13
TSTC405ISOCMABUSO0outputTCELL53:OUT.HALF.BOT0, TCELL53:OUT.HALF.TOP0
TSTC405ISOCMABUSO1outputTCELL53:OUT.HALF.BOT1, TCELL53:OUT.HALF.TOP1
TSTC405ISOCMABUSO10outputTCELL52:OUT.HALF.BOT2, TCELL52:OUT.HALF.TOP2
TSTC405ISOCMABUSO11outputTCELL52:OUT.HALF.BOT3, TCELL52:OUT.HALF.TOP3
TSTC405ISOCMABUSO12outputTCELL52:OUT.HALF.BOT4, TCELL52:OUT.HALF.TOP4
TSTC405ISOCMABUSO13outputTCELL52:OUT.HALF.BOT5, TCELL52:OUT.HALF.TOP5
TSTC405ISOCMABUSO14outputTCELL52:OUT.HALF.BOT6, TCELL52:OUT.HALF.TOP6
TSTC405ISOCMABUSO15outputTCELL52:OUT.HALF.BOT7, TCELL52:OUT.HALF.TOP7
TSTC405ISOCMABUSO16outputTCELL51:OUT.HALF.BOT0, TCELL51:OUT.HALF.TOP0
TSTC405ISOCMABUSO17outputTCELL51:OUT.HALF.BOT1, TCELL51:OUT.HALF.TOP1
TSTC405ISOCMABUSO18outputTCELL51:OUT.HALF.BOT2, TCELL51:OUT.HALF.TOP2
TSTC405ISOCMABUSO19outputTCELL51:OUT.HALF.BOT3, TCELL51:OUT.HALF.TOP3
TSTC405ISOCMABUSO2outputTCELL53:OUT.HALF.BOT2, TCELL53:OUT.HALF.TOP2
TSTC405ISOCMABUSO20outputTCELL51:OUT.HALF.BOT4, TCELL51:OUT.HALF.TOP4
TSTC405ISOCMABUSO21outputTCELL51:OUT.HALF.BOT5, TCELL51:OUT.HALF.TOP5
TSTC405ISOCMABUSO22outputTCELL51:OUT.HALF.BOT6, TCELL51:OUT.HALF.TOP6
TSTC405ISOCMABUSO23outputTCELL51:OUT.HALF.BOT7, TCELL51:OUT.HALF.TOP7
TSTC405ISOCMABUSO24outputTCELL50:OUT.HALF.BOT0, TCELL50:OUT.HALF.TOP0
TSTC405ISOCMABUSO25outputTCELL50:OUT.HALF.BOT1, TCELL50:OUT.HALF.TOP1
TSTC405ISOCMABUSO26outputTCELL50:OUT.HALF.BOT2, TCELL50:OUT.HALF.TOP2
TSTC405ISOCMABUSO27outputTCELL50:OUT.HALF.BOT3, TCELL50:OUT.HALF.TOP3
TSTC405ISOCMABUSO28outputTCELL50:OUT.HALF.BOT4, TCELL50:OUT.HALF.TOP4
TSTC405ISOCMABUSO29outputTCELL50:OUT.HALF.BOT5, TCELL50:OUT.HALF.TOP5
TSTC405ISOCMABUSO3outputTCELL53:OUT.HALF.BOT3, TCELL53:OUT.HALF.TOP3
TSTC405ISOCMABUSO4outputTCELL53:OUT.HALF.BOT4, TCELL53:OUT.HALF.TOP4
TSTC405ISOCMABUSO5outputTCELL53:OUT.HALF.BOT5, TCELL53:OUT.HALF.TOP5
TSTC405ISOCMABUSO6outputTCELL53:OUT.HALF.BOT6, TCELL53:OUT.HALF.TOP6
TSTC405ISOCMABUSO7outputTCELL53:OUT.HALF.BOT7, TCELL53:OUT.HALF.TOP7
TSTC405ISOCMABUSO8outputTCELL52:OUT.HALF.BOT0, TCELL52:OUT.HALF.TOP0
TSTC405ISOCMABUSO9outputTCELL52:OUT.HALF.BOT1, TCELL52:OUT.HALF.TOP1
TSTC405ISOCMICUREADYIinputTCELL24:IMUX.IMUX15
TSTC405ISOCMICUREADYOoutputTCELL49:OUT.HALF.BOT1, TCELL49:OUT.HALF.TOP1
TSTC405ISOCMREQPENDINGIinputTCELL24:IMUX.IMUX14
TSTC405ISOCMREQPENDINGOoutputTCELL49:OUT.HALF.BOT0, TCELL49:OUT.HALF.TOP0
TSTC405ISOCMXLTVALIDIinputTCELL24:IMUX.IMUX16
TSTC405ISOCMXLTVALIDOoutputTCELL49:OUT.HALF.BOT2, TCELL49:OUT.HALF.TOP2
TSTCLKINACTIinputTCELL10:IMUX.IMUX12
TSTCLKINACTOoutputTCELL48:OUT.HALF.BOT1, TCELL48:OUT.HALF.TOP1
TSTCPUCLKENIinputTCELL10:IMUX.IMUX11
TSTCPUCLKENOoutputTCELL48:OUT.HALF.BOT0, TCELL48:OUT.HALF.TOP0
TSTDCRC405ACKOoutputTCELL39:OUT.HALF.BOT3, TCELL39:OUT.HALF.TOP3
TSTDCRC405DBUSINO0outputTCELL20:OUT.SEC0
TSTDCRC405DBUSINO1outputTCELL20:OUT.SEC1
TSTDCRC405DBUSINO10outputTCELL18:OUT.SEC2
TSTDCRC405DBUSINO11outputTCELL18:OUT.SEC3
TSTDCRC405DBUSINO12outputTCELL11:OUT.SEC0
TSTDCRC405DBUSINO13outputTCELL11:OUT.SEC1
TSTDCRC405DBUSINO14outputTCELL11:OUT.SEC2
TSTDCRC405DBUSINO15outputTCELL11:OUT.SEC3
TSTDCRC405DBUSINO16outputTCELL10:OUT.SEC0
TSTDCRC405DBUSINO17outputTCELL10:OUT.SEC1
TSTDCRC405DBUSINO18outputTCELL10:OUT.SEC2
TSTDCRC405DBUSINO19outputTCELL10:OUT.SEC3
TSTDCRC405DBUSINO2outputTCELL20:OUT.SEC2
TSTDCRC405DBUSINO20outputTCELL5:OUT.SEC0
TSTDCRC405DBUSINO21outputTCELL5:OUT.SEC1
TSTDCRC405DBUSINO22outputTCELL5:OUT.SEC2
TSTDCRC405DBUSINO23outputTCELL5:OUT.SEC3
TSTDCRC405DBUSINO24outputTCELL3:OUT.SEC0
TSTDCRC405DBUSINO25outputTCELL3:OUT.SEC1
TSTDCRC405DBUSINO26outputTCELL3:OUT.SEC2
TSTDCRC405DBUSINO27outputTCELL3:OUT.SEC3
TSTDCRC405DBUSINO28outputTCELL2:OUT.SEC0
TSTDCRC405DBUSINO29outputTCELL2:OUT.SEC1
TSTDCRC405DBUSINO3outputTCELL20:OUT.SEC3
TSTDCRC405DBUSINO30outputTCELL2:OUT.SEC2
TSTDCRC405DBUSINO31outputTCELL2:OUT.SEC3
TSTDCRC405DBUSINO4outputTCELL19:OUT.SEC0
TSTDCRC405DBUSINO5outputTCELL19:OUT.SEC1
TSTDCRC405DBUSINO6outputTCELL19:OUT.SEC2
TSTDCRC405DBUSINO7outputTCELL19:OUT.SEC3
TSTDCRC405DBUSINO8outputTCELL18:OUT.SEC0
TSTDCRC405DBUSINO9outputTCELL18:OUT.SEC1
TSTDSOCMC405COMPLETEIinputTCELL57:IMUX.IMUX10
TSTDSOCMC405COMPLETEOoutputTCELL39:OUT.HALF.BOT0, TCELL39:OUT.HALF.TOP0
TSTDSOCMC405DISOPERANDFWDIinputTCELL57:IMUX.IMUX11
TSTDSOCMC405DISOPERANDFWDOoutputTCELL39:OUT.HALF.BOT1, TCELL39:OUT.HALF.TOP1
TSTDSOCMC405HOLDIinputTCELL58:IMUX.IMUX13
TSTDSOCMC405HOLDOoutputTCELL39:OUT.HALF.BOT2, TCELL39:OUT.HALF.TOP2
TSTDSOCMC405RDDBUSI0inputTCELL61:IMUX.IMUX16
TSTDSOCMC405RDDBUSI1inputTCELL61:IMUX.IMUX17
TSTDSOCMC405RDDBUSI10inputTCELL59:IMUX.IMUX18
TSTDSOCMC405RDDBUSI11inputTCELL59:IMUX.IMUX19
TSTDSOCMC405RDDBUSI12inputTCELL58:IMUX.IMUX16
TSTDSOCMC405RDDBUSI13inputTCELL58:IMUX.IMUX17
TSTDSOCMC405RDDBUSI14inputTCELL58:IMUX.IMUX18
TSTDSOCMC405RDDBUSI15inputTCELL58:IMUX.IMUX19
TSTDSOCMC405RDDBUSI16inputTCELL57:IMUX.IMUX16
TSTDSOCMC405RDDBUSI17inputTCELL57:IMUX.IMUX17
TSTDSOCMC405RDDBUSI18inputTCELL57:IMUX.IMUX18
TSTDSOCMC405RDDBUSI19inputTCELL57:IMUX.IMUX19
TSTDSOCMC405RDDBUSI2inputTCELL61:IMUX.IMUX18
TSTDSOCMC405RDDBUSI20inputTCELL56:IMUX.IMUX16
TSTDSOCMC405RDDBUSI21inputTCELL56:IMUX.IMUX17
TSTDSOCMC405RDDBUSI22inputTCELL56:IMUX.IMUX18
TSTDSOCMC405RDDBUSI23inputTCELL56:IMUX.IMUX19
TSTDSOCMC405RDDBUSI24inputTCELL55:IMUX.IMUX16
TSTDSOCMC405RDDBUSI25inputTCELL55:IMUX.IMUX17
TSTDSOCMC405RDDBUSI26inputTCELL55:IMUX.IMUX18
TSTDSOCMC405RDDBUSI27inputTCELL55:IMUX.IMUX19
TSTDSOCMC405RDDBUSI28inputTCELL55:IMUX.IMUX12
TSTDSOCMC405RDDBUSI29inputTCELL55:IMUX.IMUX13
TSTDSOCMC405RDDBUSI3inputTCELL61:IMUX.IMUX19
TSTDSOCMC405RDDBUSI30inputTCELL55:IMUX.IMUX14
TSTDSOCMC405RDDBUSI31inputTCELL55:IMUX.IMUX15
TSTDSOCMC405RDDBUSI4inputTCELL60:IMUX.IMUX16
TSTDSOCMC405RDDBUSI5inputTCELL60:IMUX.IMUX17
TSTDSOCMC405RDDBUSI6inputTCELL60:IMUX.IMUX18
TSTDSOCMC405RDDBUSI7inputTCELL60:IMUX.IMUX19
TSTDSOCMC405RDDBUSI8inputTCELL59:IMUX.IMUX16
TSTDSOCMC405RDDBUSI9inputTCELL59:IMUX.IMUX17
TSTDSOCMC405RDDBUSO0outputTCELL15:OUT.HALF.BOT4, TCELL15:OUT.HALF.TOP4
TSTDSOCMC405RDDBUSO1outputTCELL15:OUT.HALF.BOT5, TCELL15:OUT.HALF.TOP5
TSTDSOCMC405RDDBUSO10outputTCELL13:OUT.HALF.BOT6, TCELL13:OUT.HALF.TOP6
TSTDSOCMC405RDDBUSO11outputTCELL13:OUT.HALF.BOT7, TCELL13:OUT.HALF.TOP7
TSTDSOCMC405RDDBUSO12outputTCELL12:OUT.HALF.BOT4, TCELL12:OUT.HALF.TOP4
TSTDSOCMC405RDDBUSO13outputTCELL12:OUT.HALF.BOT5, TCELL12:OUT.HALF.TOP5
TSTDSOCMC405RDDBUSO14outputTCELL12:OUT.HALF.BOT6, TCELL12:OUT.HALF.TOP6
TSTDSOCMC405RDDBUSO15outputTCELL12:OUT.HALF.BOT7, TCELL12:OUT.HALF.TOP7
TSTDSOCMC405RDDBUSO16outputTCELL11:OUT.HALF.BOT4, TCELL11:OUT.HALF.TOP4
TSTDSOCMC405RDDBUSO17outputTCELL11:OUT.HALF.BOT5, TCELL11:OUT.HALF.TOP5
TSTDSOCMC405RDDBUSO18outputTCELL11:OUT.HALF.BOT6, TCELL11:OUT.HALF.TOP6
TSTDSOCMC405RDDBUSO19outputTCELL11:OUT.HALF.BOT7, TCELL11:OUT.HALF.TOP7
TSTDSOCMC405RDDBUSO2outputTCELL15:OUT.HALF.BOT6, TCELL15:OUT.HALF.TOP6
TSTDSOCMC405RDDBUSO20outputTCELL10:OUT.HALF.BOT4, TCELL10:OUT.HALF.TOP4
TSTDSOCMC405RDDBUSO21outputTCELL10:OUT.HALF.BOT5, TCELL10:OUT.HALF.TOP5
TSTDSOCMC405RDDBUSO22outputTCELL10:OUT.HALF.BOT6, TCELL10:OUT.HALF.TOP6
TSTDSOCMC405RDDBUSO23outputTCELL10:OUT.HALF.BOT7, TCELL10:OUT.HALF.TOP7
TSTDSOCMC405RDDBUSO24outputTCELL9:OUT.HALF.BOT4, TCELL9:OUT.HALF.TOP4
TSTDSOCMC405RDDBUSO25outputTCELL9:OUT.HALF.BOT5, TCELL9:OUT.HALF.TOP5
TSTDSOCMC405RDDBUSO26outputTCELL9:OUT.HALF.BOT6, TCELL9:OUT.HALF.TOP6
TSTDSOCMC405RDDBUSO27outputTCELL9:OUT.HALF.BOT7, TCELL9:OUT.HALF.TOP7
TSTDSOCMC405RDDBUSO28outputTCELL8:OUT.HALF.BOT4, TCELL8:OUT.HALF.TOP4
TSTDSOCMC405RDDBUSO29outputTCELL8:OUT.HALF.BOT5, TCELL8:OUT.HALF.TOP5
TSTDSOCMC405RDDBUSO3outputTCELL15:OUT.HALF.BOT7, TCELL15:OUT.HALF.TOP7
TSTDSOCMC405RDDBUSO30outputTCELL8:OUT.HALF.BOT6, TCELL8:OUT.HALF.TOP6
TSTDSOCMC405RDDBUSO31outputTCELL8:OUT.HALF.BOT7, TCELL8:OUT.HALF.TOP7
TSTDSOCMC405RDDBUSO4outputTCELL14:OUT.HALF.BOT4, TCELL14:OUT.HALF.TOP4
TSTDSOCMC405RDDBUSO5outputTCELL14:OUT.HALF.BOT5, TCELL14:OUT.HALF.TOP5
TSTDSOCMC405RDDBUSO6outputTCELL14:OUT.HALF.BOT6, TCELL14:OUT.HALF.TOP6
TSTDSOCMC405RDDBUSO7outputTCELL14:OUT.HALF.BOT7, TCELL14:OUT.HALF.TOP7
TSTDSOCMC405RDDBUSO8outputTCELL13:OUT.HALF.BOT4, TCELL13:OUT.HALF.TOP4
TSTDSOCMC405RDDBUSO9outputTCELL13:OUT.HALF.BOT5, TCELL13:OUT.HALF.TOP5
TSTISOCMC405HOLDIinputTCELL53:IMUX.IMUX14
TSTISOCMC405HOLDOoutputTCELL48:OUT.HALF.BOT6, TCELL48:OUT.HALF.TOP6
TSTISOCMC405RDDVALIDI0inputTCELL52:IMUX.IMUX16
TSTISOCMC405RDDVALIDI1inputTCELL52:IMUX.IMUX17
TSTISOCMC405RDDVALIDO0outputTCELL48:OUT.HALF.BOT4, TCELL48:OUT.HALF.TOP4
TSTISOCMC405RDDVALIDO1outputTCELL48:OUT.HALF.BOT5, TCELL48:OUT.HALF.TOP5
TSTISOCMC405READDATAOUTI0inputTCELL7:IMUX.IMUX16
TSTISOCMC405READDATAOUTI1inputTCELL7:IMUX.IMUX17
TSTISOCMC405READDATAOUTI10inputTCELL5:IMUX.IMUX18
TSTISOCMC405READDATAOUTI11inputTCELL5:IMUX.IMUX19
TSTISOCMC405READDATAOUTI12inputTCELL4:IMUX.IMUX16
TSTISOCMC405READDATAOUTI13inputTCELL4:IMUX.IMUX17
TSTISOCMC405READDATAOUTI14inputTCELL4:IMUX.IMUX18
TSTISOCMC405READDATAOUTI15inputTCELL4:IMUX.IMUX19
TSTISOCMC405READDATAOUTI16inputTCELL3:IMUX.IMUX15
TSTISOCMC405READDATAOUTI17inputTCELL3:IMUX.IMUX16
TSTISOCMC405READDATAOUTI18inputTCELL3:IMUX.IMUX17
TSTISOCMC405READDATAOUTI19inputTCELL3:IMUX.IMUX18
TSTISOCMC405READDATAOUTI2inputTCELL7:IMUX.IMUX18
TSTISOCMC405READDATAOUTI20inputTCELL2:IMUX.IMUX16
TSTISOCMC405READDATAOUTI21inputTCELL2:IMUX.IMUX17
TSTISOCMC405READDATAOUTI22inputTCELL2:IMUX.IMUX18
TSTISOCMC405READDATAOUTI23inputTCELL2:IMUX.IMUX19
TSTISOCMC405READDATAOUTI24inputTCELL1:IMUX.IMUX16
TSTISOCMC405READDATAOUTI25inputTCELL1:IMUX.IMUX17
TSTISOCMC405READDATAOUTI26inputTCELL1:IMUX.IMUX18
TSTISOCMC405READDATAOUTI27inputTCELL1:IMUX.IMUX19
TSTISOCMC405READDATAOUTI28inputTCELL0:IMUX.IMUX16
TSTISOCMC405READDATAOUTI29inputTCELL0:IMUX.IMUX17
TSTISOCMC405READDATAOUTI3inputTCELL7:IMUX.IMUX19
TSTISOCMC405READDATAOUTI30inputTCELL0:IMUX.IMUX18
TSTISOCMC405READDATAOUTI31inputTCELL0:IMUX.IMUX19
TSTISOCMC405READDATAOUTI32inputTCELL54:IMUX.IMUX16
TSTISOCMC405READDATAOUTI33inputTCELL54:IMUX.IMUX17
TSTISOCMC405READDATAOUTI34inputTCELL54:IMUX.IMUX18
TSTISOCMC405READDATAOUTI35inputTCELL54:IMUX.IMUX19
TSTISOCMC405READDATAOUTI36inputTCELL53:IMUX.IMUX15
TSTISOCMC405READDATAOUTI37inputTCELL53:IMUX.IMUX16
TSTISOCMC405READDATAOUTI38inputTCELL53:IMUX.IMUX17
TSTISOCMC405READDATAOUTI39inputTCELL53:IMUX.IMUX18
TSTISOCMC405READDATAOUTI4inputTCELL6:IMUX.IMUX16
TSTISOCMC405READDATAOUTI40inputTCELL52:IMUX.IMUX12
TSTISOCMC405READDATAOUTI41inputTCELL52:IMUX.IMUX13
TSTISOCMC405READDATAOUTI42inputTCELL52:IMUX.IMUX14
TSTISOCMC405READDATAOUTI43inputTCELL52:IMUX.IMUX15
TSTISOCMC405READDATAOUTI44inputTCELL51:IMUX.IMUX16
TSTISOCMC405READDATAOUTI45inputTCELL51:IMUX.IMUX17
TSTISOCMC405READDATAOUTI46inputTCELL51:IMUX.IMUX18
TSTISOCMC405READDATAOUTI47inputTCELL51:IMUX.IMUX19
TSTISOCMC405READDATAOUTI48inputTCELL50:IMUX.IMUX16
TSTISOCMC405READDATAOUTI49inputTCELL50:IMUX.IMUX17
TSTISOCMC405READDATAOUTI5inputTCELL6:IMUX.IMUX17
TSTISOCMC405READDATAOUTI50inputTCELL50:IMUX.IMUX18
TSTISOCMC405READDATAOUTI51inputTCELL50:IMUX.IMUX19
TSTISOCMC405READDATAOUTI52inputTCELL49:IMUX.IMUX16
TSTISOCMC405READDATAOUTI53inputTCELL49:IMUX.IMUX17
TSTISOCMC405READDATAOUTI54inputTCELL49:IMUX.IMUX18
TSTISOCMC405READDATAOUTI55inputTCELL49:IMUX.IMUX19
TSTISOCMC405READDATAOUTI56inputTCELL48:IMUX.IMUX16
TSTISOCMC405READDATAOUTI57inputTCELL48:IMUX.IMUX17
TSTISOCMC405READDATAOUTI58inputTCELL48:IMUX.IMUX18
TSTISOCMC405READDATAOUTI59inputTCELL48:IMUX.IMUX19
TSTISOCMC405READDATAOUTI6inputTCELL6:IMUX.IMUX18
TSTISOCMC405READDATAOUTI60inputTCELL48:IMUX.IMUX12
TSTISOCMC405READDATAOUTI61inputTCELL48:IMUX.IMUX13
TSTISOCMC405READDATAOUTI62inputTCELL48:IMUX.IMUX14
TSTISOCMC405READDATAOUTI63inputTCELL48:IMUX.IMUX15
TSTISOCMC405READDATAOUTI7inputTCELL6:IMUX.IMUX19
TSTISOCMC405READDATAOUTI8inputTCELL5:IMUX.IMUX16
TSTISOCMC405READDATAOUTI9inputTCELL5:IMUX.IMUX17
TSTISOCMC405READDATAOUTO0outputTCELL27:OUT.HALF.BOT0, TCELL27:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO1outputTCELL27:OUT.HALF.BOT1, TCELL27:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO10outputTCELL26:OUT.HALF.BOT2, TCELL26:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO11outputTCELL26:OUT.HALF.BOT3, TCELL26:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO12outputTCELL26:OUT.HALF.BOT4, TCELL26:OUT.HALF.TOP4
TSTISOCMC405READDATAOUTO13outputTCELL26:OUT.HALF.BOT5, TCELL26:OUT.HALF.TOP5
TSTISOCMC405READDATAOUTO14outputTCELL26:OUT.HALF.BOT6, TCELL26:OUT.HALF.TOP6
TSTISOCMC405READDATAOUTO15outputTCELL26:OUT.HALF.BOT7, TCELL26:OUT.HALF.TOP7
TSTISOCMC405READDATAOUTO16outputTCELL25:OUT.HALF.BOT0, TCELL25:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO17outputTCELL25:OUT.HALF.BOT1, TCELL25:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO18outputTCELL25:OUT.HALF.BOT2, TCELL25:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO19outputTCELL25:OUT.HALF.BOT3, TCELL25:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO2outputTCELL27:OUT.HALF.BOT2, TCELL27:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO20outputTCELL25:OUT.HALF.BOT4, TCELL25:OUT.HALF.TOP4
TSTISOCMC405READDATAOUTO21outputTCELL25:OUT.HALF.BOT5, TCELL25:OUT.HALF.TOP5
TSTISOCMC405READDATAOUTO22outputTCELL25:OUT.HALF.BOT6, TCELL25:OUT.HALF.TOP6
TSTISOCMC405READDATAOUTO23outputTCELL25:OUT.HALF.BOT7, TCELL25:OUT.HALF.TOP7
TSTISOCMC405READDATAOUTO24outputTCELL24:OUT.HALF.BOT0, TCELL24:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO25outputTCELL24:OUT.HALF.BOT1, TCELL24:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO26outputTCELL24:OUT.HALF.BOT2, TCELL24:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO27outputTCELL24:OUT.HALF.BOT3, TCELL24:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO28outputTCELL24:OUT.HALF.BOT4, TCELL24:OUT.HALF.TOP4
TSTISOCMC405READDATAOUTO29outputTCELL24:OUT.HALF.BOT5, TCELL24:OUT.HALF.TOP5
TSTISOCMC405READDATAOUTO3outputTCELL27:OUT.HALF.BOT3, TCELL27:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO30outputTCELL24:OUT.HALF.BOT6, TCELL24:OUT.HALF.TOP6
TSTISOCMC405READDATAOUTO31outputTCELL24:OUT.HALF.BOT7, TCELL24:OUT.HALF.TOP7
TSTISOCMC405READDATAOUTO32outputTCELL15:OUT.HALF.BOT0, TCELL15:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO33outputTCELL15:OUT.HALF.BOT1, TCELL15:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO34outputTCELL15:OUT.HALF.BOT2, TCELL15:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO35outputTCELL15:OUT.HALF.BOT3, TCELL15:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO36outputTCELL14:OUT.HALF.BOT0, TCELL14:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO37outputTCELL14:OUT.HALF.BOT1, TCELL14:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO38outputTCELL14:OUT.HALF.BOT2, TCELL14:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO39outputTCELL14:OUT.HALF.BOT3, TCELL14:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO4outputTCELL27:OUT.HALF.BOT4, TCELL27:OUT.HALF.TOP4
TSTISOCMC405READDATAOUTO40outputTCELL13:OUT.HALF.BOT0, TCELL13:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO41outputTCELL13:OUT.HALF.BOT1, TCELL13:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO42outputTCELL13:OUT.HALF.BOT2, TCELL13:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO43outputTCELL13:OUT.HALF.BOT3, TCELL13:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO44outputTCELL12:OUT.HALF.BOT0, TCELL12:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO45outputTCELL12:OUT.HALF.BOT1, TCELL12:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO46outputTCELL12:OUT.HALF.BOT2, TCELL12:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO47outputTCELL12:OUT.HALF.BOT3, TCELL12:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO48outputTCELL11:OUT.HALF.BOT0, TCELL11:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO49outputTCELL11:OUT.HALF.BOT1, TCELL11:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO5outputTCELL27:OUT.HALF.BOT5, TCELL27:OUT.HALF.TOP5
TSTISOCMC405READDATAOUTO50outputTCELL11:OUT.HALF.BOT2, TCELL11:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO51outputTCELL11:OUT.HALF.BOT3, TCELL11:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO52outputTCELL10:OUT.HALF.BOT0, TCELL10:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO53outputTCELL10:OUT.HALF.BOT1, TCELL10:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO54outputTCELL10:OUT.HALF.BOT2, TCELL10:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO55outputTCELL10:OUT.HALF.BOT3, TCELL10:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO56outputTCELL9:OUT.HALF.BOT0, TCELL9:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO57outputTCELL9:OUT.HALF.BOT1, TCELL9:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO58outputTCELL9:OUT.HALF.BOT2, TCELL9:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO59outputTCELL9:OUT.HALF.BOT3, TCELL9:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO6outputTCELL27:OUT.HALF.BOT6, TCELL27:OUT.HALF.TOP6
TSTISOCMC405READDATAOUTO60outputTCELL8:OUT.HALF.BOT0, TCELL8:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO61outputTCELL8:OUT.HALF.BOT1, TCELL8:OUT.HALF.TOP1
TSTISOCMC405READDATAOUTO62outputTCELL8:OUT.HALF.BOT2, TCELL8:OUT.HALF.TOP2
TSTISOCMC405READDATAOUTO63outputTCELL8:OUT.HALF.BOT3, TCELL8:OUT.HALF.TOP3
TSTISOCMC405READDATAOUTO7outputTCELL27:OUT.HALF.BOT7, TCELL27:OUT.HALF.TOP7
TSTISOCMC405READDATAOUTO8outputTCELL26:OUT.HALF.BOT0, TCELL26:OUT.HALF.TOP0
TSTISOCMC405READDATAOUTO9outputTCELL26:OUT.HALF.BOT1, TCELL26:OUT.HALF.TOP1
TSTJTAGENIinputTCELL10:IMUX.IMUX14
TSTJTAGENOoutputTCELL48:OUT.HALF.BOT3, TCELL48:OUT.HALF.TOP3
TSTPLBSAMPLECYCLEOoutputTCELL21:OUT.SEC4
TSTRESETCHIPIinputTCELL11:IMUX.IMUX9
TSTRESETCHIPOoutputTCELL39:OUT.HALF.BOT5, TCELL39:OUT.HALF.TOP5
TSTRESETCOREIinputTCELL10:IMUX.IMUX15
TSTRESETCOREOoutputTCELL39:OUT.HALF.BOT4, TCELL39:OUT.HALF.TOP4
TSTRESETSYSIinputTCELL11:IMUX.IMUX10
TSTRESETSYSOoutputTCELL39:OUT.HALF.BOT6, TCELL39:OUT.HALF.TOP6
TSTSEPPCEMACIinputTCELL54:IMUX.SR3
TSTSIGASKETI0inputTCELL20:IMUX.IMUX13
TSTSIGASKETI1inputTCELL20:IMUX.IMUX14
TSTSOGASKETO0outputTCELL37:OUT.HALF.BOT3, TCELL37:OUT.HALF.TOP3
TSTSOGASKETO1outputTCELL37:OUT.HALF.BOT4, TCELL37:OUT.HALF.TOP4
TSTTIMERENIinputTCELL10:IMUX.IMUX13
TSTTIMERENOoutputTCELL48:OUT.HALF.BOT2, TCELL48:OUT.HALF.TOP2
TSTTRSTNEGIinputTCELL22:IMUX.IMUX16
TSTTRSTNEGOoutputTCELL39:OUT.HALF.BOT7, TCELL39:OUT.HALF.TOP7
TSTUSECPMCLKSELIinputTCELL7:IMUX.CE3

Bel EMAC

virtex4 PPC bel EMAC
PinDirectionWires
CLIENTEMAC0DCMLOCKEDinputTCELL10:IMUX.IMUX4
CLIENTEMAC0PAUSEREQinputTCELL1:IMUX.IMUX11
CLIENTEMAC0PAUSEVAL0inputTCELL4:IMUX.IMUX8
CLIENTEMAC0PAUSEVAL1inputTCELL4:IMUX.IMUX9
CLIENTEMAC0PAUSEVAL10inputTCELL8:IMUX.IMUX6
CLIENTEMAC0PAUSEVAL11inputTCELL8:IMUX.IMUX7
CLIENTEMAC0PAUSEVAL12inputTCELL7:IMUX.IMUX12
CLIENTEMAC0PAUSEVAL13inputTCELL7:IMUX.IMUX13
CLIENTEMAC0PAUSEVAL14inputTCELL7:IMUX.IMUX14
CLIENTEMAC0PAUSEVAL15inputTCELL7:IMUX.IMUX15
CLIENTEMAC0PAUSEVAL2inputTCELL4:IMUX.IMUX10
CLIENTEMAC0PAUSEVAL3inputTCELL4:IMUX.IMUX11
CLIENTEMAC0PAUSEVAL4inputTCELL5:IMUX.IMUX8
CLIENTEMAC0PAUSEVAL5inputTCELL5:IMUX.IMUX9
CLIENTEMAC0PAUSEVAL6inputTCELL5:IMUX.IMUX10
CLIENTEMAC0PAUSEVAL7inputTCELL5:IMUX.IMUX11
CLIENTEMAC0PAUSEVAL8inputTCELL8:IMUX.IMUX4
CLIENTEMAC0PAUSEVAL9inputTCELL8:IMUX.IMUX5
CLIENTEMAC0RXCLIENTCLKINinputTCELL10:IMUX.CLK0
CLIENTEMAC0TXCLIENTCLKINinputTCELL12:IMUX.CLK0
CLIENTEMAC0TXD0inputTCELL2:IMUX.IMUX8
CLIENTEMAC0TXD1inputTCELL2:IMUX.IMUX9
CLIENTEMAC0TXD10inputTCELL4:IMUX.IMUX2
CLIENTEMAC0TXD11inputTCELL4:IMUX.IMUX3
CLIENTEMAC0TXD12inputTCELL5:IMUX.IMUX0
CLIENTEMAC0TXD13inputTCELL5:IMUX.IMUX1
CLIENTEMAC0TXD14inputTCELL5:IMUX.IMUX2
CLIENTEMAC0TXD15inputTCELL5:IMUX.IMUX3
CLIENTEMAC0TXD2inputTCELL2:IMUX.IMUX10
CLIENTEMAC0TXD3inputTCELL2:IMUX.IMUX11
CLIENTEMAC0TXD4inputTCELL3:IMUX.IMUX5
CLIENTEMAC0TXD5inputTCELL3:IMUX.IMUX6
CLIENTEMAC0TXD6inputTCELL3:IMUX.IMUX7
CLIENTEMAC0TXD7inputTCELL3:IMUX.IMUX8
CLIENTEMAC0TXD8inputTCELL4:IMUX.IMUX0
CLIENTEMAC0TXD9inputTCELL4:IMUX.IMUX1
CLIENTEMAC0TXDVLDinputTCELL1:IMUX.IMUX12
CLIENTEMAC0TXDVLDMSWinputTCELL1:IMUX.IMUX13
CLIENTEMAC0TXFIRSTBYTEinputTCELL3:IMUX.IMUX0
CLIENTEMAC0TXGMIIMIICLKINinputTCELL11:IMUX.CLK0
CLIENTEMAC0TXIFGDELAY0inputTCELL4:IMUX.IMUX4
CLIENTEMAC0TXIFGDELAY1inputTCELL4:IMUX.IMUX5
CLIENTEMAC0TXIFGDELAY2inputTCELL4:IMUX.IMUX6
CLIENTEMAC0TXIFGDELAY3inputTCELL4:IMUX.IMUX7
CLIENTEMAC0TXIFGDELAY4inputTCELL5:IMUX.IMUX4
CLIENTEMAC0TXIFGDELAY5inputTCELL5:IMUX.IMUX5
CLIENTEMAC0TXIFGDELAY6inputTCELL5:IMUX.IMUX6
CLIENTEMAC0TXIFGDELAY7inputTCELL5:IMUX.IMUX7
CLIENTEMAC0TXUNDERRUNinputTCELL1:IMUX.IMUX10
CLIENTEMAC1DCMLOCKEDinputTCELL18:IMUX.IMUX12
CLIENTEMAC1PAUSEREQinputTCELL22:IMUX.IMUX11
CLIENTEMAC1PAUSEVAL0inputTCELL19:IMUX.IMUX8
CLIENTEMAC1PAUSEVAL1inputTCELL19:IMUX.IMUX9
CLIENTEMAC1PAUSEVAL10inputTCELL17:IMUX.IMUX13
CLIENTEMAC1PAUSEVAL11inputTCELL17:IMUX.IMUX14
CLIENTEMAC1PAUSEVAL12inputTCELL16:IMUX.IMUX12
CLIENTEMAC1PAUSEVAL13inputTCELL16:IMUX.IMUX13
CLIENTEMAC1PAUSEVAL14inputTCELL16:IMUX.IMUX14
CLIENTEMAC1PAUSEVAL15inputTCELL16:IMUX.IMUX15
CLIENTEMAC1PAUSEVAL2inputTCELL19:IMUX.IMUX10
CLIENTEMAC1PAUSEVAL3inputTCELL19:IMUX.IMUX11
CLIENTEMAC1PAUSEVAL4inputTCELL18:IMUX.IMUX8
CLIENTEMAC1PAUSEVAL5inputTCELL18:IMUX.IMUX9
CLIENTEMAC1PAUSEVAL6inputTCELL18:IMUX.IMUX10
CLIENTEMAC1PAUSEVAL7inputTCELL18:IMUX.IMUX11
CLIENTEMAC1PAUSEVAL8inputTCELL17:IMUX.IMUX11
CLIENTEMAC1PAUSEVAL9inputTCELL17:IMUX.IMUX12
CLIENTEMAC1RXCLIENTCLKINinputTCELL20:IMUX.CLK0
CLIENTEMAC1TXCLIENTCLKINinputTCELL22:IMUX.CLK0
CLIENTEMAC1TXD0inputTCELL21:IMUX.IMUX8
CLIENTEMAC1TXD1inputTCELL21:IMUX.IMUX9
CLIENTEMAC1TXD10inputTCELL19:IMUX.IMUX2
CLIENTEMAC1TXD11inputTCELL19:IMUX.IMUX3
CLIENTEMAC1TXD12inputTCELL18:IMUX.IMUX0
CLIENTEMAC1TXD13inputTCELL18:IMUX.IMUX1
CLIENTEMAC1TXD14inputTCELL18:IMUX.IMUX2
CLIENTEMAC1TXD15inputTCELL18:IMUX.IMUX3
CLIENTEMAC1TXD2inputTCELL21:IMUX.IMUX10
CLIENTEMAC1TXD3inputTCELL21:IMUX.IMUX11
CLIENTEMAC1TXD4inputTCELL20:IMUX.IMUX5
CLIENTEMAC1TXD5inputTCELL20:IMUX.IMUX6
CLIENTEMAC1TXD6inputTCELL20:IMUX.IMUX7
CLIENTEMAC1TXD7inputTCELL20:IMUX.IMUX8
CLIENTEMAC1TXD8inputTCELL19:IMUX.IMUX0
CLIENTEMAC1TXD9inputTCELL19:IMUX.IMUX1
CLIENTEMAC1TXDVLDinputTCELL22:IMUX.IMUX12
CLIENTEMAC1TXDVLDMSWinputTCELL22:IMUX.IMUX13
CLIENTEMAC1TXFIRSTBYTEinputTCELL20:IMUX.IMUX0
CLIENTEMAC1TXGMIIMIICLKINinputTCELL21:IMUX.CLK0
CLIENTEMAC1TXIFGDELAY0inputTCELL19:IMUX.IMUX4
CLIENTEMAC1TXIFGDELAY1inputTCELL19:IMUX.IMUX5
CLIENTEMAC1TXIFGDELAY2inputTCELL19:IMUX.IMUX6
CLIENTEMAC1TXIFGDELAY3inputTCELL19:IMUX.IMUX7
CLIENTEMAC1TXIFGDELAY4inputTCELL18:IMUX.IMUX4
CLIENTEMAC1TXIFGDELAY5inputTCELL18:IMUX.IMUX5
CLIENTEMAC1TXIFGDELAY6inputTCELL18:IMUX.IMUX6
CLIENTEMAC1TXIFGDELAY7inputTCELL18:IMUX.IMUX7
CLIENTEMAC1TXUNDERRUNinputTCELL22:IMUX.IMUX10
DCREMACENABLEinputTCELL17:IMUX.IMUX15
DCRHOSTDONEIRoutputTCELL23:OUT.BEST7
EMAC0CLIENTANINTERRUPToutputTCELL8:OUT.SEC4
EMAC0CLIENTRXBADFRAMEoutputTCELL3:OUT.BEST7
EMAC0CLIENTRXCLIENTCLKOUToutputTCELL3:OUT.BEST4
EMAC0CLIENTRXD0outputTCELL4:OUT.BEST0
EMAC0CLIENTRXD1outputTCELL4:OUT.BEST1
EMAC0CLIENTRXD10outputTCELL6:OUT.BEST5
EMAC0CLIENTRXD11outputTCELL6:OUT.BEST6
EMAC0CLIENTRXD12outputTCELL7:OUT.BEST4
EMAC0CLIENTRXD13outputTCELL7:OUT.BEST5
EMAC0CLIENTRXD14outputTCELL7:OUT.BEST6
EMAC0CLIENTRXD15outputTCELL7:OUT.BEST7
EMAC0CLIENTRXD2outputTCELL4:OUT.BEST2
EMAC0CLIENTRXD3outputTCELL4:OUT.BEST3
EMAC0CLIENTRXD4outputTCELL5:OUT.BEST4
EMAC0CLIENTRXD5outputTCELL5:OUT.BEST5
EMAC0CLIENTRXD6outputTCELL5:OUT.BEST6
EMAC0CLIENTRXD7outputTCELL5:OUT.BEST7
EMAC0CLIENTRXD8outputTCELL6:OUT.BEST3
EMAC0CLIENTRXD9outputTCELL6:OUT.BEST4
EMAC0CLIENTRXDVLDoutputTCELL1:OUT.BEST6
EMAC0CLIENTRXDVLDMSWoutputTCELL1:OUT.BEST5
EMAC0CLIENTRXDVREG6outputTCELL5:OUT.SEC4
EMAC0CLIENTRXFRAMEDROPoutputTCELL3:OUT.BEST5
EMAC0CLIENTRXGOODFRAMEoutputTCELL3:OUT.BEST6
EMAC0CLIENTRXSTATS0outputTCELL1:OUT.SEC0
EMAC0CLIENTRXSTATS1outputTCELL1:OUT.SEC1
EMAC0CLIENTRXSTATS2outputTCELL1:OUT.SEC2
EMAC0CLIENTRXSTATS3outputTCELL2:OUT.BEST1
EMAC0CLIENTRXSTATS4outputTCELL4:OUT.BEST6
EMAC0CLIENTRXSTATS5outputTCELL4:OUT.BEST7
EMAC0CLIENTRXSTATS6outputTCELL4:OUT.BEST5
EMAC0CLIENTRXSTATSBYTEVLDoutputTCELL2:OUT.BEST5
EMAC0CLIENTRXSTATSVLDoutputTCELL1:OUT.BEST7
EMAC0CLIENTTXACKoutputTCELL2:OUT.BEST2
EMAC0CLIENTTXCLIENTCLKOUToutputTCELL2:OUT.BEST0
EMAC0CLIENTTXCOLLISIONoutputTCELL2:OUT.BEST3
EMAC0CLIENTTXGMIIMIICLKOUToutputTCELL3:OUT.BEST2
EMAC0CLIENTTXRETRANSMIToutputTCELL2:OUT.BEST4
EMAC0CLIENTTXSTATSoutputTCELL4:OUT.BEST4
EMAC0CLIENTTXSTATSBYTEVLDoutputTCELL0:OUT.SEC0
EMAC0CLIENTTXSTATSVLDoutputTCELL0:OUT.BEST7
EMAC0PHYENCOMMAALIGNoutputTCELL9:OUT.SEC4
EMAC0PHYLOOPBACKMSBoutputTCELL3:OUT.BEST3
EMAC0PHYMCLKOUToutputTCELL5:OUT.BEST1
EMAC0PHYMDOUToutputTCELL5:OUT.BEST3
EMAC0PHYMDTRIoutputTCELL5:OUT.BEST2
EMAC0PHYMGTRXRESEToutputTCELL0:OUT.SEC4
EMAC0PHYMGTTXRESEToutputTCELL1:OUT.SEC3
EMAC0PHYPOWERDOWNoutputTCELL10:OUT.SEC4
EMAC0PHYSYNCACQSTATUSoutputTCELL5:OUT.BEST0
EMAC0PHYTXCHARDISPMODEoutputTCELL3:OUT.BEST0
EMAC0PHYTXCHARDISPVALoutputTCELL3:OUT.BEST1
EMAC0PHYTXCHARISKoutputTCELL1:OUT.BEST4
EMAC0PHYTXCLKoutputTCELL0:OUT.BEST4
EMAC0PHYTXD0outputTCELL0:OUT.BEST0
EMAC0PHYTXD1outputTCELL0:OUT.BEST1
EMAC0PHYTXD2outputTCELL0:OUT.BEST2
EMAC0PHYTXD3outputTCELL0:OUT.BEST3
EMAC0PHYTXD4outputTCELL1:OUT.BEST0
EMAC0PHYTXD5outputTCELL1:OUT.BEST1
EMAC0PHYTXD6outputTCELL1:OUT.BEST2
EMAC0PHYTXD7outputTCELL1:OUT.BEST3
EMAC0PHYTXENoutputTCELL0:OUT.BEST5
EMAC0PHYTXERoutputTCELL0:OUT.BEST6
EMAC0TIBUS0inputTCELL6:IMUX.CLK0
EMAC0TIBUS1inputTCELL8:IMUX.CLK0
EMAC0TIBUS2inputTCELL1:IMUX.IMUX9
EMAC0TIBUS3inputTCELL1:IMUX.IMUX8
EMAC0TIBUS4inputTCELL4:IMUX.IMUX15
EMAC1CLIENTANINTERRUPToutputTCELL14:OUT.SEC4
EMAC1CLIENTRXBADFRAMEoutputTCELL20:OUT.BEST7
EMAC1CLIENTRXCLIENTCLKOUToutputTCELL20:OUT.BEST4
EMAC1CLIENTRXD0outputTCELL19:OUT.BEST0
EMAC1CLIENTRXD1outputTCELL19:OUT.BEST1
EMAC1CLIENTRXD10outputTCELL17:OUT.BEST6
EMAC1CLIENTRXD11outputTCELL17:OUT.BEST7
EMAC1CLIENTRXD12outputTCELL16:OUT.BEST4
EMAC1CLIENTRXD13outputTCELL16:OUT.BEST5
EMAC1CLIENTRXD14outputTCELL16:OUT.BEST6
EMAC1CLIENTRXD15outputTCELL16:OUT.BEST7
EMAC1CLIENTRXD2outputTCELL19:OUT.BEST2
EMAC1CLIENTRXD3outputTCELL19:OUT.BEST3
EMAC1CLIENTRXD4outputTCELL18:OUT.BEST4
EMAC1CLIENTRXD5outputTCELL18:OUT.BEST5
EMAC1CLIENTRXD6outputTCELL18:OUT.BEST6
EMAC1CLIENTRXD7outputTCELL18:OUT.BEST7
EMAC1CLIENTRXD8outputTCELL17:OUT.BEST4
EMAC1CLIENTRXD9outputTCELL17:OUT.BEST5
EMAC1CLIENTRXDVLDoutputTCELL22:OUT.BEST6
EMAC1CLIENTRXDVLDMSWoutputTCELL22:OUT.BEST5
EMAC1CLIENTRXDVREG6outputTCELL18:OUT.SEC4
EMAC1CLIENTRXFRAMEDROPoutputTCELL20:OUT.BEST5
EMAC1CLIENTRXGOODFRAMEoutputTCELL20:OUT.BEST6
EMAC1CLIENTRXSTATS0outputTCELL22:OUT.SEC0
EMAC1CLIENTRXSTATS1outputTCELL22:OUT.SEC1
EMAC1CLIENTRXSTATS2outputTCELL22:OUT.SEC2
EMAC1CLIENTRXSTATS3outputTCELL22:OUT.SEC3
EMAC1CLIENTRXSTATS4outputTCELL19:OUT.BEST6
EMAC1CLIENTRXSTATS5outputTCELL19:OUT.BEST7
EMAC1CLIENTRXSTATS6outputTCELL19:OUT.BEST5
EMAC1CLIENTRXSTATSBYTEVLDoutputTCELL21:OUT.BEST6
EMAC1CLIENTRXSTATSVLDoutputTCELL22:OUT.BEST7
EMAC1CLIENTTXACKoutputTCELL21:OUT.BEST2
EMAC1CLIENTTXCLIENTCLKOUToutputTCELL21:OUT.BEST1
EMAC1CLIENTTXCOLLISIONoutputTCELL21:OUT.BEST3
EMAC1CLIENTTXGMIIMIICLKOUToutputTCELL20:OUT.BEST2
EMAC1CLIENTTXRETRANSMIToutputTCELL21:OUT.BEST4
EMAC1CLIENTTXSTATSoutputTCELL19:OUT.BEST4
EMAC1CLIENTTXSTATSBYTEVLDoutputTCELL21:OUT.BEST5
EMAC1CLIENTTXSTATSVLDoutputTCELL21:OUT.BEST7
EMAC1PHYENCOMMAALIGNoutputTCELL15:OUT.SEC4
EMAC1PHYLOOPBACKMSBoutputTCELL20:OUT.BEST3
EMAC1PHYMCLKOUToutputTCELL18:OUT.BEST1
EMAC1PHYMDOUToutputTCELL18:OUT.BEST3
EMAC1PHYMDTRIoutputTCELL18:OUT.BEST2
EMAC1PHYMGTRXRESEToutputTCELL21:OUT.BEST0
EMAC1PHYMGTTXRESEToutputTCELL23:OUT.SEC4
EMAC1PHYPOWERDOWNoutputTCELL19:OUT.SEC4
EMAC1PHYSYNCACQSTATUSoutputTCELL18:OUT.BEST0
EMAC1PHYTXCHARDISPMODEoutputTCELL20:OUT.BEST0
EMAC1PHYTXCHARDISPVALoutputTCELL20:OUT.BEST1
EMAC1PHYTXCHARISKoutputTCELL22:OUT.BEST4
EMAC1PHYTXCLKoutputTCELL23:OUT.BEST4
EMAC1PHYTXD0outputTCELL23:OUT.BEST0
EMAC1PHYTXD1outputTCELL23:OUT.BEST1
EMAC1PHYTXD2outputTCELL23:OUT.BEST2
EMAC1PHYTXD3outputTCELL23:OUT.BEST3
EMAC1PHYTXD4outputTCELL22:OUT.BEST0
EMAC1PHYTXD5outputTCELL22:OUT.BEST1
EMAC1PHYTXD6outputTCELL22:OUT.BEST2
EMAC1PHYTXD7outputTCELL22:OUT.BEST3
EMAC1PHYTXENoutputTCELL23:OUT.BEST5
EMAC1PHYTXERoutputTCELL23:OUT.BEST6
EMAC1TIBUS0inputTCELL17:IMUX.CLK0
EMAC1TIBUS1inputTCELL18:IMUX.CLK0
EMAC1TIBUS2inputTCELL22:IMUX.IMUX9
EMAC1TIBUS3inputTCELL22:IMUX.IMUX8
EMAC1TIBUS4inputTCELL15:IMUX.IMUX15
HOSTADDR0inputTCELL6:IMUX.IMUX0
HOSTADDR1inputTCELL6:IMUX.IMUX1
HOSTADDR2inputTCELL6:IMUX.IMUX2
HOSTADDR3inputTCELL6:IMUX.IMUX3
HOSTADDR4inputTCELL6:IMUX.IMUX4
HOSTADDR5inputTCELL6:IMUX.IMUX5
HOSTADDR6inputTCELL6:IMUX.IMUX6
HOSTADDR7inputTCELL6:IMUX.IMUX7
HOSTADDR8inputTCELL6:IMUX.IMUX8
HOSTADDR9inputTCELL6:IMUX.IMUX9
HOSTCLKinputTCELL16:IMUX.CLK0
HOSTEMAC1SELinputTCELL17:IMUX.IMUX10
HOSTMIIMRDYoutputTCELL2:OUT.BEST6
HOSTMIIMSELinputTCELL17:IMUX.IMUX8
HOSTOPCODE0inputTCELL17:IMUX.IMUX7
HOSTOPCODE1inputTCELL17:IMUX.IMUX6
HOSTRDDATA0outputTCELL6:OUT.BEST0
HOSTRDDATA1outputTCELL6:OUT.BEST1
HOSTRDDATA10outputTCELL7:OUT.BEST2
HOSTRDDATA11outputTCELL7:OUT.BEST3
HOSTRDDATA12outputTCELL7:OUT.SEC0
HOSTRDDATA13outputTCELL7:OUT.SEC1
HOSTRDDATA14outputTCELL7:OUT.SEC2
HOSTRDDATA15outputTCELL7:OUT.SEC3
HOSTRDDATA16outputTCELL16:OUT.BEST0
HOSTRDDATA17outputTCELL16:OUT.BEST1
HOSTRDDATA18outputTCELL16:OUT.BEST2
HOSTRDDATA19outputTCELL16:OUT.BEST3
HOSTRDDATA2outputTCELL6:OUT.BEST2
HOSTRDDATA20outputTCELL16:OUT.SEC0
HOSTRDDATA21outputTCELL16:OUT.SEC1
HOSTRDDATA22outputTCELL16:OUT.SEC2
HOSTRDDATA23outputTCELL16:OUT.SEC3
HOSTRDDATA24outputTCELL17:OUT.BEST0
HOSTRDDATA25outputTCELL17:OUT.BEST1
HOSTRDDATA26outputTCELL17:OUT.BEST2
HOSTRDDATA27outputTCELL17:OUT.BEST3
HOSTRDDATA28outputTCELL17:OUT.SEC0
HOSTRDDATA29outputTCELL17:OUT.SEC1
HOSTRDDATA3outputTCELL6:OUT.BEST7
HOSTRDDATA30outputTCELL17:OUT.SEC2
HOSTRDDATA31outputTCELL17:OUT.SEC3
HOSTRDDATA4outputTCELL6:OUT.SEC0
HOSTRDDATA5outputTCELL6:OUT.SEC1
HOSTRDDATA6outputTCELL6:OUT.SEC2
HOSTRDDATA7outputTCELL6:OUT.SEC3
HOSTRDDATA8outputTCELL7:OUT.BEST0
HOSTRDDATA9outputTCELL7:OUT.BEST1
HOSTREQinputTCELL17:IMUX.IMUX9
HOSTWRDATA0inputTCELL6:IMUX.IMUX10
HOSTWRDATA1inputTCELL6:IMUX.IMUX11
HOSTWRDATA10inputTCELL7:IMUX.IMUX8
HOSTWRDATA11inputTCELL7:IMUX.IMUX9
HOSTWRDATA12inputTCELL7:IMUX.IMUX10
HOSTWRDATA13inputTCELL7:IMUX.IMUX11
HOSTWRDATA14inputTCELL16:IMUX.IMUX0
HOSTWRDATA15inputTCELL16:IMUX.IMUX1
HOSTWRDATA16inputTCELL16:IMUX.IMUX2
HOSTWRDATA17inputTCELL16:IMUX.IMUX3
HOSTWRDATA18inputTCELL16:IMUX.IMUX4
HOSTWRDATA19inputTCELL16:IMUX.IMUX5
HOSTWRDATA2inputTCELL7:IMUX.IMUX0
HOSTWRDATA20inputTCELL16:IMUX.IMUX6
HOSTWRDATA21inputTCELL16:IMUX.IMUX7
HOSTWRDATA22inputTCELL16:IMUX.IMUX8
HOSTWRDATA23inputTCELL16:IMUX.IMUX9
HOSTWRDATA24inputTCELL16:IMUX.IMUX10
HOSTWRDATA25inputTCELL16:IMUX.IMUX11
HOSTWRDATA26inputTCELL17:IMUX.IMUX0
HOSTWRDATA27inputTCELL17:IMUX.IMUX1
HOSTWRDATA28inputTCELL17:IMUX.IMUX2
HOSTWRDATA29inputTCELL17:IMUX.IMUX3
HOSTWRDATA3inputTCELL7:IMUX.IMUX1
HOSTWRDATA30inputTCELL17:IMUX.IMUX4
HOSTWRDATA31inputTCELL17:IMUX.IMUX5
HOSTWRDATA4inputTCELL7:IMUX.IMUX2
HOSTWRDATA5inputTCELL7:IMUX.IMUX3
HOSTWRDATA6inputTCELL7:IMUX.IMUX4
HOSTWRDATA7inputTCELL7:IMUX.IMUX5
HOSTWRDATA8inputTCELL7:IMUX.IMUX6
HOSTWRDATA9inputTCELL7:IMUX.IMUX7
PHYEMAC0COLinputTCELL0:IMUX.IMUX5
PHYEMAC0CRSinputTCELL0:IMUX.IMUX4
PHYEMAC0GTXCLKinputTCELL15:IMUX.CLK0
PHYEMAC0MCLKINinputTCELL9:IMUX.CLK0
PHYEMAC0MDINinputTCELL3:IMUX.IMUX4
PHYEMAC0MIITXCLKinputTCELL13:IMUX.CLK0
PHYEMAC0PHYAD0inputTCELL1:IMUX.IMUX14
PHYEMAC0PHYAD1inputTCELL1:IMUX.IMUX15
PHYEMAC0PHYAD2inputTCELL0:IMUX.IMUX6
PHYEMAC0PHYAD3inputTCELL0:IMUX.IMUX7
PHYEMAC0PHYAD4inputTCELL0:IMUX.IMUX8
PHYEMAC0RXBUFERRinputTCELL8:IMUX.IMUX10
PHYEMAC0RXBUFSTATUS0inputTCELL2:IMUX.IMUX6
PHYEMAC0RXBUFSTATUS1inputTCELL2:IMUX.IMUX7
PHYEMAC0RXCHARISCOMMAinputTCELL2:IMUX.IMUX3
PHYEMAC0RXCHARISKinputTCELL2:IMUX.IMUX2
PHYEMAC0RXCHECKINGCRCinputTCELL1:IMUX.IMUX7
PHYEMAC0RXCLKinputTCELL14:IMUX.CLK0
PHYEMAC0RXCLKCORCNT0inputTCELL3:IMUX.IMUX1
PHYEMAC0RXCLKCORCNT1inputTCELL8:IMUX.IMUX8
PHYEMAC0RXCLKCORCNT2inputTCELL8:IMUX.IMUX9
PHYEMAC0RXCOMMADETinputTCELL1:IMUX.IMUX6
PHYEMAC0RXD0inputTCELL0:IMUX.IMUX0
PHYEMAC0RXD1inputTCELL0:IMUX.IMUX1
PHYEMAC0RXD2inputTCELL0:IMUX.IMUX2
PHYEMAC0RXD3inputTCELL0:IMUX.IMUX3
PHYEMAC0RXD4inputTCELL1:IMUX.IMUX0
PHYEMAC0RXD5inputTCELL1:IMUX.IMUX1
PHYEMAC0RXD6inputTCELL1:IMUX.IMUX2
PHYEMAC0RXD7inputTCELL1:IMUX.IMUX3
PHYEMAC0RXDISPERRinputTCELL2:IMUX.IMUX1
PHYEMAC0RXDVinputTCELL1:IMUX.IMUX4
PHYEMAC0RXERinputTCELL1:IMUX.IMUX5
PHYEMAC0RXLOSSOFSYNC0inputTCELL2:IMUX.IMUX4
PHYEMAC0RXLOSSOFSYNC1inputTCELL2:IMUX.IMUX5
PHYEMAC0RXNOTINTABLEinputTCELL2:IMUX.IMUX0
PHYEMAC0RXRUNDISPinputTCELL3:IMUX.IMUX2
PHYEMAC0SIGNALDETinputTCELL2:IMUX.IMUX15
PHYEMAC0TXBUFERRinputTCELL3:IMUX.IMUX3
PHYEMAC1COLinputTCELL23:IMUX.IMUX5
PHYEMAC1CRSinputTCELL23:IMUX.IMUX4
PHYEMAC1GTXCLKinputTCELL57:IMUX.CLK0
PHYEMAC1MCLKINinputTCELL19:IMUX.CLK0
PHYEMAC1MDINinputTCELL20:IMUX.IMUX4
PHYEMAC1MIITXCLKinputTCELL59:IMUX.CLK0
PHYEMAC1PHYAD0inputTCELL22:IMUX.IMUX15
PHYEMAC1PHYAD1inputTCELL22:IMUX.IMUX14
PHYEMAC1PHYAD2inputTCELL23:IMUX.IMUX14
PHYEMAC1PHYAD3inputTCELL23:IMUX.IMUX13
PHYEMAC1PHYAD4inputTCELL23:IMUX.IMUX12
PHYEMAC1RXBUFERRinputTCELL20:IMUX.IMUX12
PHYEMAC1RXBUFSTATUS0inputTCELL21:IMUX.IMUX4
PHYEMAC1RXBUFSTATUS1inputTCELL21:IMUX.IMUX5
PHYEMAC1RXCHARISCOMMAinputTCELL21:IMUX.IMUX3
PHYEMAC1RXCHARISKinputTCELL21:IMUX.IMUX2
PHYEMAC1RXCHECKINGCRCinputTCELL22:IMUX.IMUX7
PHYEMAC1RXCLKinputTCELL58:IMUX.CLK0
PHYEMAC1RXCLKCORCNT0inputTCELL20:IMUX.IMUX1
PHYEMAC1RXCLKCORCNT1inputTCELL21:IMUX.IMUX12
PHYEMAC1RXCLKCORCNT2inputTCELL21:IMUX.IMUX13
PHYEMAC1RXCOMMADETinputTCELL22:IMUX.IMUX6
PHYEMAC1RXD0inputTCELL23:IMUX.IMUX0
PHYEMAC1RXD1inputTCELL23:IMUX.IMUX1
PHYEMAC1RXD2inputTCELL23:IMUX.IMUX2
PHYEMAC1RXD3inputTCELL23:IMUX.IMUX3
PHYEMAC1RXD4inputTCELL22:IMUX.IMUX0
PHYEMAC1RXD5inputTCELL22:IMUX.IMUX1
PHYEMAC1RXD6inputTCELL22:IMUX.IMUX2
PHYEMAC1RXD7inputTCELL22:IMUX.IMUX3
PHYEMAC1RXDISPERRinputTCELL21:IMUX.IMUX1
PHYEMAC1RXDVinputTCELL22:IMUX.IMUX4
PHYEMAC1RXERinputTCELL22:IMUX.IMUX5
PHYEMAC1RXLOSSOFSYNC0inputTCELL21:IMUX.IMUX6
PHYEMAC1RXLOSSOFSYNC1inputTCELL21:IMUX.IMUX7
PHYEMAC1RXNOTINTABLEinputTCELL21:IMUX.IMUX0
PHYEMAC1RXRUNDISPinputTCELL20:IMUX.IMUX2
PHYEMAC1SIGNALDETinputTCELL19:IMUX.IMUX12
PHYEMAC1TXBUFERRinputTCELL20:IMUX.IMUX3
RESETinputTCELL2:IMUX.IMUX14
TIEEMAC0CONFIGVEC0inputTCELL0:IMUX.IMUX12
TIEEMAC0CONFIGVEC1inputTCELL0:IMUX.IMUX13
TIEEMAC0CONFIGVEC10inputTCELL0:IMUX.SR2
TIEEMAC0CONFIGVEC11inputTCELL0:IMUX.SR3
TIEEMAC0CONFIGVEC12inputTCELL5:IMUX.IMUX12
TIEEMAC0CONFIGVEC13inputTCELL5:IMUX.IMUX13
TIEEMAC0CONFIGVEC14inputTCELL5:IMUX.IMUX14
TIEEMAC0CONFIGVEC15inputTCELL5:IMUX.IMUX15
TIEEMAC0CONFIGVEC16inputTCELL6:IMUX.IMUX12
TIEEMAC0CONFIGVEC17inputTCELL6:IMUX.IMUX13
TIEEMAC0CONFIGVEC18inputTCELL6:IMUX.IMUX14
TIEEMAC0CONFIGVEC19inputTCELL6:IMUX.IMUX15
TIEEMAC0CONFIGVEC2inputTCELL0:IMUX.IMUX14
TIEEMAC0CONFIGVEC20inputTCELL48:IMUX.CE0
TIEEMAC0CONFIGVEC21inputTCELL48:IMUX.CE1
TIEEMAC0CONFIGVEC22inputTCELL48:IMUX.CE2
TIEEMAC0CONFIGVEC23inputTCELL48:IMUX.CE3
TIEEMAC0CONFIGVEC24inputTCELL48:IMUX.SR0
TIEEMAC0CONFIGVEC25inputTCELL48:IMUX.SR1
TIEEMAC0CONFIGVEC26inputTCELL48:IMUX.SR2
TIEEMAC0CONFIGVEC27inputTCELL48:IMUX.SR3
TIEEMAC0CONFIGVEC28inputTCELL49:IMUX.CE0
TIEEMAC0CONFIGVEC29inputTCELL49:IMUX.CE1
TIEEMAC0CONFIGVEC3inputTCELL0:IMUX.IMUX15
TIEEMAC0CONFIGVEC30inputTCELL49:IMUX.CE2
TIEEMAC0CONFIGVEC31inputTCELL49:IMUX.CE3
TIEEMAC0CONFIGVEC32inputTCELL49:IMUX.SR0
TIEEMAC0CONFIGVEC33inputTCELL49:IMUX.SR1
TIEEMAC0CONFIGVEC34inputTCELL49:IMUX.SR2
TIEEMAC0CONFIGVEC35inputTCELL49:IMUX.SR3
TIEEMAC0CONFIGVEC36inputTCELL50:IMUX.CE3
TIEEMAC0CONFIGVEC37inputTCELL50:IMUX.SR0
TIEEMAC0CONFIGVEC38inputTCELL50:IMUX.SR1
TIEEMAC0CONFIGVEC39inputTCELL50:IMUX.SR2
TIEEMAC0CONFIGVEC4inputTCELL0:IMUX.CE0
TIEEMAC0CONFIGVEC40inputTCELL50:IMUX.SR3
TIEEMAC0CONFIGVEC41inputTCELL51:IMUX.CE0
TIEEMAC0CONFIGVEC42inputTCELL51:IMUX.CE1
TIEEMAC0CONFIGVEC43inputTCELL51:IMUX.CE2
TIEEMAC0CONFIGVEC44inputTCELL51:IMUX.CE3
TIEEMAC0CONFIGVEC45inputTCELL51:IMUX.SR0
TIEEMAC0CONFIGVEC46inputTCELL51:IMUX.SR1
TIEEMAC0CONFIGVEC47inputTCELL51:IMUX.SR2
TIEEMAC0CONFIGVEC48inputTCELL51:IMUX.SR3
TIEEMAC0CONFIGVEC49inputTCELL8:IMUX.SR0
TIEEMAC0CONFIGVEC5inputTCELL0:IMUX.CE1
TIEEMAC0CONFIGVEC50inputTCELL8:IMUX.SR1
TIEEMAC0CONFIGVEC51inputTCELL8:IMUX.SR2
TIEEMAC0CONFIGVEC52inputTCELL8:IMUX.SR3
TIEEMAC0CONFIGVEC53inputTCELL9:IMUX.SR0
TIEEMAC0CONFIGVEC54inputTCELL9:IMUX.SR1
TIEEMAC0CONFIGVEC55inputTCELL9:IMUX.SR2
TIEEMAC0CONFIGVEC56inputTCELL9:IMUX.SR3
TIEEMAC0CONFIGVEC57inputTCELL10:IMUX.SR0
TIEEMAC0CONFIGVEC58inputTCELL10:IMUX.SR1
TIEEMAC0CONFIGVEC59inputTCELL10:IMUX.SR2
TIEEMAC0CONFIGVEC6inputTCELL0:IMUX.CE2
TIEEMAC0CONFIGVEC60inputTCELL10:IMUX.SR3
TIEEMAC0CONFIGVEC61inputTCELL10:IMUX.IMUX8
TIEEMAC0CONFIGVEC62inputTCELL10:IMUX.IMUX9
TIEEMAC0CONFIGVEC63inputTCELL7:IMUX.CE2
TIEEMAC0CONFIGVEC64inputTCELL3:IMUX.IMUX9
TIEEMAC0CONFIGVEC65inputTCELL3:IMUX.IMUX10
TIEEMAC0CONFIGVEC66inputTCELL3:IMUX.IMUX11
TIEEMAC0CONFIGVEC67inputTCELL3:IMUX.IMUX12
TIEEMAC0CONFIGVEC68inputTCELL3:IMUX.IMUX13
TIEEMAC0CONFIGVEC69inputTCELL3:IMUX.IMUX14
TIEEMAC0CONFIGVEC7inputTCELL0:IMUX.CE3
TIEEMAC0CONFIGVEC70inputTCELL4:IMUX.IMUX12
TIEEMAC0CONFIGVEC71inputTCELL4:IMUX.IMUX13
TIEEMAC0CONFIGVEC72inputTCELL4:IMUX.IMUX14
TIEEMAC0CONFIGVEC73inputTCELL9:IMUX.IMUX9
TIEEMAC0CONFIGVEC74inputTCELL9:IMUX.IMUX10
TIEEMAC0CONFIGVEC75inputTCELL9:IMUX.IMUX11
TIEEMAC0CONFIGVEC76inputTCELL9:IMUX.IMUX12
TIEEMAC0CONFIGVEC77inputTCELL10:IMUX.IMUX5
TIEEMAC0CONFIGVEC78inputTCELL10:IMUX.IMUX6
TIEEMAC0CONFIGVEC79inputTCELL10:IMUX.IMUX7
TIEEMAC0CONFIGVEC8inputTCELL0:IMUX.SR0
TIEEMAC0CONFIGVEC9inputTCELL0:IMUX.SR1
TIEEMAC0UNICASTADDR0inputTCELL6:IMUX.SR1
TIEEMAC0UNICASTADDR1inputTCELL6:IMUX.SR2
TIEEMAC0UNICASTADDR10inputTCELL5:IMUX.SR3
TIEEMAC0UNICASTADDR11inputTCELL4:IMUX.CE0
TIEEMAC0UNICASTADDR12inputTCELL4:IMUX.CE1
TIEEMAC0UNICASTADDR13inputTCELL4:IMUX.CE2
TIEEMAC0UNICASTADDR14inputTCELL4:IMUX.CE3
TIEEMAC0UNICASTADDR15inputTCELL4:IMUX.SR0
TIEEMAC0UNICASTADDR16inputTCELL4:IMUX.SR1
TIEEMAC0UNICASTADDR17inputTCELL4:IMUX.SR2
TIEEMAC0UNICASTADDR18inputTCELL4:IMUX.SR3
TIEEMAC0UNICASTADDR19inputTCELL2:IMUX.IMUX13
TIEEMAC0UNICASTADDR2inputTCELL6:IMUX.SR3
TIEEMAC0UNICASTADDR20inputTCELL3:IMUX.CE0
TIEEMAC0UNICASTADDR21inputTCELL3:IMUX.CE1
TIEEMAC0UNICASTADDR22inputTCELL3:IMUX.CE2
TIEEMAC0UNICASTADDR23inputTCELL3:IMUX.CE3
TIEEMAC0UNICASTADDR24inputTCELL3:IMUX.SR0
TIEEMAC0UNICASTADDR25inputTCELL3:IMUX.SR1
TIEEMAC0UNICASTADDR26inputTCELL3:IMUX.SR2
TIEEMAC0UNICASTADDR27inputTCELL3:IMUX.SR3
TIEEMAC0UNICASTADDR28inputTCELL2:IMUX.IMUX12
TIEEMAC0UNICASTADDR29inputTCELL2:IMUX.CE0
TIEEMAC0UNICASTADDR3inputTCELL5:IMUX.CE0
TIEEMAC0UNICASTADDR30inputTCELL2:IMUX.CE1
TIEEMAC0UNICASTADDR31inputTCELL2:IMUX.CE2
TIEEMAC0UNICASTADDR32inputTCELL2:IMUX.CE3
TIEEMAC0UNICASTADDR33inputTCELL2:IMUX.SR0
TIEEMAC0UNICASTADDR34inputTCELL2:IMUX.SR1
TIEEMAC0UNICASTADDR35inputTCELL2:IMUX.SR2
TIEEMAC0UNICASTADDR36inputTCELL2:IMUX.SR3
TIEEMAC0UNICASTADDR37inputTCELL1:IMUX.CE0
TIEEMAC0UNICASTADDR38inputTCELL1:IMUX.CE1
TIEEMAC0UNICASTADDR39inputTCELL1:IMUX.CE2
TIEEMAC0UNICASTADDR4inputTCELL5:IMUX.CE1
TIEEMAC0UNICASTADDR40inputTCELL1:IMUX.CE3
TIEEMAC0UNICASTADDR41inputTCELL1:IMUX.SR0
TIEEMAC0UNICASTADDR42inputTCELL1:IMUX.SR1
TIEEMAC0UNICASTADDR43inputTCELL1:IMUX.SR2
TIEEMAC0UNICASTADDR44inputTCELL1:IMUX.SR3
TIEEMAC0UNICASTADDR45inputTCELL0:IMUX.IMUX9
TIEEMAC0UNICASTADDR46inputTCELL0:IMUX.IMUX10
TIEEMAC0UNICASTADDR47inputTCELL0:IMUX.IMUX11
TIEEMAC0UNICASTADDR5inputTCELL5:IMUX.CE2
TIEEMAC0UNICASTADDR6inputTCELL5:IMUX.CE3
TIEEMAC0UNICASTADDR7inputTCELL5:IMUX.SR0
TIEEMAC0UNICASTADDR8inputTCELL5:IMUX.SR1
TIEEMAC0UNICASTADDR9inputTCELL5:IMUX.SR2
TIEEMAC1CONFIGVEC0inputTCELL21:IMUX.CE3
TIEEMAC1CONFIGVEC1inputTCELL21:IMUX.CE2
TIEEMAC1CONFIGVEC10inputTCELL22:IMUX.CE1
TIEEMAC1CONFIGVEC11inputTCELL22:IMUX.CE0
TIEEMAC1CONFIGVEC12inputTCELL23:IMUX.SR3
TIEEMAC1CONFIGVEC13inputTCELL23:IMUX.SR2
TIEEMAC1CONFIGVEC14inputTCELL23:IMUX.SR1
TIEEMAC1CONFIGVEC15inputTCELL23:IMUX.SR0
TIEEMAC1CONFIGVEC16inputTCELL23:IMUX.CE3
TIEEMAC1CONFIGVEC17inputTCELL23:IMUX.CE2
TIEEMAC1CONFIGVEC18inputTCELL23:IMUX.CE1
TIEEMAC1CONFIGVEC19inputTCELL23:IMUX.CE0
TIEEMAC1CONFIGVEC2inputTCELL21:IMUX.CE1
TIEEMAC1CONFIGVEC20inputTCELL23:IMUX.IMUX11
TIEEMAC1CONFIGVEC21inputTCELL23:IMUX.IMUX10
TIEEMAC1CONFIGVEC22inputTCELL23:IMUX.IMUX9
TIEEMAC1CONFIGVEC23inputTCELL23:IMUX.IMUX8
TIEEMAC1CONFIGVEC24inputTCELL23:IMUX.IMUX7
TIEEMAC1CONFIGVEC25inputTCELL23:IMUX.IMUX6
TIEEMAC1CONFIGVEC26inputTCELL59:IMUX.SR3
TIEEMAC1CONFIGVEC27inputTCELL59:IMUX.SR2
TIEEMAC1CONFIGVEC28inputTCELL59:IMUX.SR1
TIEEMAC1CONFIGVEC29inputTCELL59:IMUX.SR0
TIEEMAC1CONFIGVEC3inputTCELL21:IMUX.CE0
TIEEMAC1CONFIGVEC30inputTCELL59:IMUX.CE3
TIEEMAC1CONFIGVEC31inputTCELL59:IMUX.CE2
TIEEMAC1CONFIGVEC32inputTCELL59:IMUX.CE1
TIEEMAC1CONFIGVEC33inputTCELL59:IMUX.CE0
TIEEMAC1CONFIGVEC34inputTCELL60:IMUX.SR3
TIEEMAC1CONFIGVEC35inputTCELL60:IMUX.SR2
TIEEMAC1CONFIGVEC36inputTCELL60:IMUX.SR1
TIEEMAC1CONFIGVEC37inputTCELL60:IMUX.SR0
TIEEMAC1CONFIGVEC38inputTCELL60:IMUX.CE3
TIEEMAC1CONFIGVEC39inputTCELL60:IMUX.CE2
TIEEMAC1CONFIGVEC4inputTCELL22:IMUX.SR3
TIEEMAC1CONFIGVEC40inputTCELL60:IMUX.CE1
TIEEMAC1CONFIGVEC41inputTCELL60:IMUX.CE0
TIEEMAC1CONFIGVEC42inputTCELL61:IMUX.SR3
TIEEMAC1CONFIGVEC43inputTCELL61:IMUX.SR2
TIEEMAC1CONFIGVEC44inputTCELL61:IMUX.SR1
TIEEMAC1CONFIGVEC45inputTCELL61:IMUX.SR0
TIEEMAC1CONFIGVEC46inputTCELL61:IMUX.CE3
TIEEMAC1CONFIGVEC47inputTCELL61:IMUX.CE2
TIEEMAC1CONFIGVEC48inputTCELL61:IMUX.CE1
TIEEMAC1CONFIGVEC49inputTCELL61:IMUX.CE0
TIEEMAC1CONFIGVEC5inputTCELL22:IMUX.SR2
TIEEMAC1CONFIGVEC50inputTCELL15:IMUX.SR3
TIEEMAC1CONFIGVEC51inputTCELL15:IMUX.SR2
TIEEMAC1CONFIGVEC52inputTCELL15:IMUX.SR1
TIEEMAC1CONFIGVEC53inputTCELL13:IMUX.SR3
TIEEMAC1CONFIGVEC54inputTCELL13:IMUX.SR2
TIEEMAC1CONFIGVEC55inputTCELL13:IMUX.SR1
TIEEMAC1CONFIGVEC56inputTCELL13:IMUX.SR0
TIEEMAC1CONFIGVEC57inputTCELL12:IMUX.SR3
TIEEMAC1CONFIGVEC58inputTCELL12:IMUX.SR2
TIEEMAC1CONFIGVEC59inputTCELL12:IMUX.SR1
TIEEMAC1CONFIGVEC6inputTCELL22:IMUX.SR1
TIEEMAC1CONFIGVEC60inputTCELL12:IMUX.SR0
TIEEMAC1CONFIGVEC61inputTCELL11:IMUX.SR3
TIEEMAC1CONFIGVEC62inputTCELL12:IMUX.IMUX4
TIEEMAC1CONFIGVEC63inputTCELL15:IMUX.SR0
TIEEMAC1CONFIGVEC64inputTCELL15:IMUX.IMUX6
TIEEMAC1CONFIGVEC65inputTCELL15:IMUX.IMUX7
TIEEMAC1CONFIGVEC66inputTCELL15:IMUX.IMUX8
TIEEMAC1CONFIGVEC67inputTCELL15:IMUX.IMUX9
TIEEMAC1CONFIGVEC68inputTCELL15:IMUX.IMUX10
TIEEMAC1CONFIGVEC69inputTCELL15:IMUX.IMUX11
TIEEMAC1CONFIGVEC7inputTCELL22:IMUX.SR0
TIEEMAC1CONFIGVEC70inputTCELL15:IMUX.IMUX12
TIEEMAC1CONFIGVEC71inputTCELL15:IMUX.IMUX13
TIEEMAC1CONFIGVEC72inputTCELL15:IMUX.IMUX14
TIEEMAC1CONFIGVEC73inputTCELL13:IMUX.IMUX4
TIEEMAC1CONFIGVEC74inputTCELL13:IMUX.IMUX5
TIEEMAC1CONFIGVEC75inputTCELL13:IMUX.IMUX6
TIEEMAC1CONFIGVEC76inputTCELL13:IMUX.IMUX7
TIEEMAC1CONFIGVEC77inputTCELL20:IMUX.IMUX9
TIEEMAC1CONFIGVEC78inputTCELL20:IMUX.IMUX10
TIEEMAC1CONFIGVEC79inputTCELL20:IMUX.IMUX11
TIEEMAC1CONFIGVEC8inputTCELL22:IMUX.CE3
TIEEMAC1CONFIGVEC9inputTCELL22:IMUX.CE2
TIEEMAC1UNICASTADDR0inputTCELL7:IMUX.SR3
TIEEMAC1UNICASTADDR1inputTCELL7:IMUX.SR2
TIEEMAC1UNICASTADDR10inputTCELL16:IMUX.CE1
TIEEMAC1UNICASTADDR11inputTCELL16:IMUX.CE0
TIEEMAC1UNICASTADDR12inputTCELL17:IMUX.SR3
TIEEMAC1UNICASTADDR13inputTCELL17:IMUX.SR2
TIEEMAC1UNICASTADDR14inputTCELL17:IMUX.SR1
TIEEMAC1UNICASTADDR15inputTCELL17:IMUX.SR0
TIEEMAC1UNICASTADDR16inputTCELL17:IMUX.CE3
TIEEMAC1UNICASTADDR17inputTCELL17:IMUX.CE2
TIEEMAC1UNICASTADDR18inputTCELL17:IMUX.CE1
TIEEMAC1UNICASTADDR19inputTCELL17:IMUX.CE0
TIEEMAC1UNICASTADDR2inputTCELL7:IMUX.SR1
TIEEMAC1UNICASTADDR20inputTCELL18:IMUX.SR3
TIEEMAC1UNICASTADDR21inputTCELL18:IMUX.SR2
TIEEMAC1UNICASTADDR22inputTCELL18:IMUX.SR1
TIEEMAC1UNICASTADDR23inputTCELL18:IMUX.SR0
TIEEMAC1UNICASTADDR24inputTCELL18:IMUX.CE3
TIEEMAC1UNICASTADDR25inputTCELL18:IMUX.CE2
TIEEMAC1UNICASTADDR26inputTCELL18:IMUX.CE1
TIEEMAC1UNICASTADDR27inputTCELL18:IMUX.CE0
TIEEMAC1UNICASTADDR28inputTCELL19:IMUX.SR3
TIEEMAC1UNICASTADDR29inputTCELL19:IMUX.SR2
TIEEMAC1UNICASTADDR3inputTCELL7:IMUX.SR0
TIEEMAC1UNICASTADDR30inputTCELL19:IMUX.SR1
TIEEMAC1UNICASTADDR31inputTCELL19:IMUX.SR0
TIEEMAC1UNICASTADDR32inputTCELL19:IMUX.CE3
TIEEMAC1UNICASTADDR33inputTCELL19:IMUX.CE2
TIEEMAC1UNICASTADDR34inputTCELL19:IMUX.CE1
TIEEMAC1UNICASTADDR35inputTCELL19:IMUX.CE0
TIEEMAC1UNICASTADDR36inputTCELL20:IMUX.SR3
TIEEMAC1UNICASTADDR37inputTCELL20:IMUX.SR2
TIEEMAC1UNICASTADDR38inputTCELL20:IMUX.SR1
TIEEMAC1UNICASTADDR39inputTCELL20:IMUX.SR0
TIEEMAC1UNICASTADDR4inputTCELL16:IMUX.SR3
TIEEMAC1UNICASTADDR40inputTCELL20:IMUX.CE3
TIEEMAC1UNICASTADDR41inputTCELL20:IMUX.CE2
TIEEMAC1UNICASTADDR42inputTCELL20:IMUX.CE1
TIEEMAC1UNICASTADDR43inputTCELL20:IMUX.CE0
TIEEMAC1UNICASTADDR44inputTCELL21:IMUX.SR3
TIEEMAC1UNICASTADDR45inputTCELL21:IMUX.SR2
TIEEMAC1UNICASTADDR46inputTCELL21:IMUX.SR1
TIEEMAC1UNICASTADDR47inputTCELL21:IMUX.SR0
TIEEMAC1UNICASTADDR5inputTCELL16:IMUX.SR2
TIEEMAC1UNICASTADDR6inputTCELL16:IMUX.SR1
TIEEMAC1UNICASTADDR7inputTCELL16:IMUX.SR0
TIEEMAC1UNICASTADDR8inputTCELL16:IMUX.CE3
TIEEMAC1UNICASTADDR9inputTCELL16:IMUX.CE2
TSTSIEMACI0inputTCELL18:IMUX.IMUX13
TSTSIEMACI1inputTCELL18:IMUX.IMUX14
TSTSIEMACI2inputTCELL19:IMUX.IMUX13
TSTSIEMACI3inputTCELL19:IMUX.IMUX14
TSTSIEMACI4inputTCELL21:IMUX.IMUX14
TSTSIEMACI5inputTCELL23:IMUX.IMUX15
TSTSIEMACI6inputTCELL10:IMUX.IMUX10
TSTSOEMACO0outputTCELL4:OUT.HALF.BOT0, TCELL4:OUT.HALF.TOP0
TSTSOEMACO1outputTCELL4:OUT.HALF.BOT1, TCELL4:OUT.HALF.TOP1
TSTSOEMACO2outputTCELL4:OUT.HALF.BOT2, TCELL4:OUT.HALF.TOP2
TSTSOEMACO3outputTCELL4:OUT.HALF.BOT3, TCELL4:OUT.HALF.TOP3
TSTSOEMACO4outputTCELL37:OUT.HALF.BOT0, TCELL37:OUT.HALF.TOP0
TSTSOEMACO5outputTCELL37:OUT.HALF.BOT1, TCELL37:OUT.HALF.TOP1
TSTSOEMACO6outputTCELL37:OUT.HALF.BOT2, TCELL37:OUT.HALF.TOP2

Bel wires

virtex4 PPC bel wires
WirePins
TCELL0:IMUX.SR0EMAC.TIEEMAC0CONFIGVEC8
TCELL0:IMUX.SR1EMAC.TIEEMAC0CONFIGVEC9
TCELL0:IMUX.SR2EMAC.TIEEMAC0CONFIGVEC10
TCELL0:IMUX.SR3EMAC.TIEEMAC0CONFIGVEC11
TCELL0:IMUX.CE0EMAC.TIEEMAC0CONFIGVEC4
TCELL0:IMUX.CE1EMAC.TIEEMAC0CONFIGVEC5
TCELL0:IMUX.CE2EMAC.TIEEMAC0CONFIGVEC6
TCELL0:IMUX.CE3EMAC.TIEEMAC0CONFIGVEC7
TCELL0:IMUX.IMUX0EMAC.PHYEMAC0RXD0
TCELL0:IMUX.IMUX1EMAC.PHYEMAC0RXD1
TCELL0:IMUX.IMUX2EMAC.PHYEMAC0RXD2
TCELL0:IMUX.IMUX3EMAC.PHYEMAC0RXD3
TCELL0:IMUX.IMUX4EMAC.PHYEMAC0CRS
TCELL0:IMUX.IMUX5EMAC.PHYEMAC0COL
TCELL0:IMUX.IMUX6EMAC.PHYEMAC0PHYAD2
TCELL0:IMUX.IMUX7EMAC.PHYEMAC0PHYAD3
TCELL0:IMUX.IMUX8EMAC.PHYEMAC0PHYAD4
TCELL0:IMUX.IMUX9EMAC.TIEEMAC0UNICASTADDR45
TCELL0:IMUX.IMUX10EMAC.TIEEMAC0UNICASTADDR46
TCELL0:IMUX.IMUX11EMAC.TIEEMAC0UNICASTADDR47
TCELL0:IMUX.IMUX12EMAC.TIEEMAC0CONFIGVEC0
TCELL0:IMUX.IMUX13EMAC.TIEEMAC0CONFIGVEC1
TCELL0:IMUX.IMUX14EMAC.TIEEMAC0CONFIGVEC2
TCELL0:IMUX.IMUX15EMAC.TIEEMAC0CONFIGVEC3
TCELL0:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI28
TCELL0:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI29
TCELL0:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI30
TCELL0:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI31
TCELL0:OUT.BEST0EMAC.EMAC0PHYTXD0
TCELL0:OUT.BEST1EMAC.EMAC0PHYTXD1
TCELL0:OUT.BEST2EMAC.EMAC0PHYTXD2
TCELL0:OUT.BEST3EMAC.EMAC0PHYTXD3
TCELL0:OUT.BEST4EMAC.EMAC0PHYTXCLK
TCELL0:OUT.BEST5EMAC.EMAC0PHYTXEN
TCELL0:OUT.BEST6EMAC.EMAC0PHYTXER
TCELL0:OUT.BEST7EMAC.EMAC0CLIENTTXSTATSVLD
TCELL0:OUT.SEC0EMAC.EMAC0CLIENTTXSTATSBYTEVLD
TCELL0:OUT.SEC1PPC.ISOCMDCRBRAMEVENEN
TCELL0:OUT.SEC2PPC.ISOCMDCRBRAMODDEN
TCELL0:OUT.SEC3PPC.ISOCMDCRBRAMRDSELECT
TCELL0:OUT.SEC4EMAC.EMAC0PHYMGTRXRESET
TCELL0:OUT.HALF.BOT0PPC.LSSDSCANOUT0
TCELL0:OUT.HALF.BOT1PPC.LSSDSCANOUT1
TCELL0:OUT.HALF.BOT2PPC.LSSDSCANOUT2
TCELL0:OUT.HALF.BOT3PPC.LSSDSCANOUT3
TCELL0:OUT.HALF.BOT4PPC.LSSDSCANOUT4
TCELL0:OUT.HALF.BOT5PPC.LSSDSCANOUT5
TCELL0:OUT.HALF.TOP0PPC.LSSDSCANOUT0
TCELL0:OUT.HALF.TOP1PPC.LSSDSCANOUT1
TCELL0:OUT.HALF.TOP2PPC.LSSDSCANOUT2
TCELL0:OUT.HALF.TOP3PPC.LSSDSCANOUT3
TCELL0:OUT.HALF.TOP4PPC.LSSDSCANOUT4
TCELL0:OUT.HALF.TOP5PPC.LSSDSCANOUT5
TCELL1:IMUX.SR0EMAC.TIEEMAC0UNICASTADDR41
TCELL1:IMUX.SR1EMAC.TIEEMAC0UNICASTADDR42
TCELL1:IMUX.SR2EMAC.TIEEMAC0UNICASTADDR43
TCELL1:IMUX.SR3EMAC.TIEEMAC0UNICASTADDR44
TCELL1:IMUX.CE0EMAC.TIEEMAC0UNICASTADDR37
TCELL1:IMUX.CE1EMAC.TIEEMAC0UNICASTADDR38
TCELL1:IMUX.CE2EMAC.TIEEMAC0UNICASTADDR39
TCELL1:IMUX.CE3EMAC.TIEEMAC0UNICASTADDR40
TCELL1:IMUX.IMUX0EMAC.PHYEMAC0RXD4
TCELL1:IMUX.IMUX1EMAC.PHYEMAC0RXD5
TCELL1:IMUX.IMUX2EMAC.PHYEMAC0RXD6
TCELL1:IMUX.IMUX3EMAC.PHYEMAC0RXD7
TCELL1:IMUX.IMUX4EMAC.PHYEMAC0RXDV
TCELL1:IMUX.IMUX5EMAC.PHYEMAC0RXER
TCELL1:IMUX.IMUX6EMAC.PHYEMAC0RXCOMMADET
TCELL1:IMUX.IMUX7EMAC.PHYEMAC0RXCHECKINGCRC
TCELL1:IMUX.IMUX8EMAC.EMAC0TIBUS3
TCELL1:IMUX.IMUX9EMAC.EMAC0TIBUS2
TCELL1:IMUX.IMUX10EMAC.CLIENTEMAC0TXUNDERRUN
TCELL1:IMUX.IMUX11EMAC.CLIENTEMAC0PAUSEREQ
TCELL1:IMUX.IMUX12EMAC.CLIENTEMAC0TXDVLD
TCELL1:IMUX.IMUX13EMAC.CLIENTEMAC0TXDVLDMSW
TCELL1:IMUX.IMUX14EMAC.PHYEMAC0PHYAD0
TCELL1:IMUX.IMUX15EMAC.PHYEMAC0PHYAD1
TCELL1:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI24
TCELL1:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI25
TCELL1:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI26
TCELL1:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI27
TCELL1:OUT.BEST0EMAC.EMAC0PHYTXD4
TCELL1:OUT.BEST1EMAC.EMAC0PHYTXD5
TCELL1:OUT.BEST2EMAC.EMAC0PHYTXD6
TCELL1:OUT.BEST3EMAC.EMAC0PHYTXD7
TCELL1:OUT.BEST4EMAC.EMAC0PHYTXCHARISK
TCELL1:OUT.BEST5EMAC.EMAC0CLIENTRXDVLDMSW
TCELL1:OUT.BEST6EMAC.EMAC0CLIENTRXDVLD
TCELL1:OUT.BEST7EMAC.EMAC0CLIENTRXSTATSVLD
TCELL1:OUT.SEC0EMAC.EMAC0CLIENTRXSTATS0
TCELL1:OUT.SEC1EMAC.EMAC0CLIENTRXSTATS1
TCELL1:OUT.SEC2EMAC.EMAC0CLIENTRXSTATS2
TCELL1:OUT.SEC3EMAC.EMAC0PHYMGTTXRESET
TCELL1:OUT.HALF.BOT0PPC.LSSDSCANOUT6
TCELL1:OUT.HALF.BOT1PPC.LSSDSCANOUT7
TCELL1:OUT.HALF.BOT2PPC.LSSDSCANOUT8
TCELL1:OUT.HALF.BOT3PPC.LSSDSCANOUT9
TCELL1:OUT.HALF.BOT4PPC.LSSDSCANOUT10
TCELL1:OUT.HALF.BOT5PPC.LSSDSCANOUT11
TCELL1:OUT.HALF.TOP0PPC.LSSDSCANOUT6
TCELL1:OUT.HALF.TOP1PPC.LSSDSCANOUT7
TCELL1:OUT.HALF.TOP2PPC.LSSDSCANOUT8
TCELL1:OUT.HALF.TOP3PPC.LSSDSCANOUT9
TCELL1:OUT.HALF.TOP4PPC.LSSDSCANOUT10
TCELL1:OUT.HALF.TOP5PPC.LSSDSCANOUT11
TCELL2:IMUX.SR0EMAC.TIEEMAC0UNICASTADDR33
TCELL2:IMUX.SR1EMAC.TIEEMAC0UNICASTADDR34
TCELL2:IMUX.SR2EMAC.TIEEMAC0UNICASTADDR35
TCELL2:IMUX.SR3EMAC.TIEEMAC0UNICASTADDR36
TCELL2:IMUX.CE0EMAC.TIEEMAC0UNICASTADDR29
TCELL2:IMUX.CE1EMAC.TIEEMAC0UNICASTADDR30
TCELL2:IMUX.CE2EMAC.TIEEMAC0UNICASTADDR31
TCELL2:IMUX.CE3EMAC.TIEEMAC0UNICASTADDR32
TCELL2:IMUX.IMUX0EMAC.PHYEMAC0RXNOTINTABLE
TCELL2:IMUX.IMUX1EMAC.PHYEMAC0RXDISPERR
TCELL2:IMUX.IMUX2EMAC.PHYEMAC0RXCHARISK
TCELL2:IMUX.IMUX3EMAC.PHYEMAC0RXCHARISCOMMA
TCELL2:IMUX.IMUX4EMAC.PHYEMAC0RXLOSSOFSYNC0
TCELL2:IMUX.IMUX5EMAC.PHYEMAC0RXLOSSOFSYNC1
TCELL2:IMUX.IMUX6EMAC.PHYEMAC0RXBUFSTATUS0
TCELL2:IMUX.IMUX7EMAC.PHYEMAC0RXBUFSTATUS1
TCELL2:IMUX.IMUX8EMAC.CLIENTEMAC0TXD0
TCELL2:IMUX.IMUX9EMAC.CLIENTEMAC0TXD1
TCELL2:IMUX.IMUX10EMAC.CLIENTEMAC0TXD2
TCELL2:IMUX.IMUX11EMAC.CLIENTEMAC0TXD3
TCELL2:IMUX.IMUX12EMAC.TIEEMAC0UNICASTADDR28
TCELL2:IMUX.IMUX13EMAC.TIEEMAC0UNICASTADDR19
TCELL2:IMUX.IMUX14EMAC.RESET
TCELL2:IMUX.IMUX15EMAC.PHYEMAC0SIGNALDET
TCELL2:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI20
TCELL2:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI21
TCELL2:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI22
TCELL2:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI23
TCELL2:OUT.BEST0EMAC.EMAC0CLIENTTXCLIENTCLKOUT
TCELL2:OUT.BEST1EMAC.EMAC0CLIENTRXSTATS3
TCELL2:OUT.BEST2EMAC.EMAC0CLIENTTXACK
TCELL2:OUT.BEST3EMAC.EMAC0CLIENTTXCOLLISION
TCELL2:OUT.BEST4EMAC.EMAC0CLIENTTXRETRANSMIT
TCELL2:OUT.BEST5EMAC.EMAC0CLIENTRXSTATSBYTEVLD
TCELL2:OUT.BEST6EMAC.HOSTMIIMRDY
TCELL2:OUT.BEST7PPC.DCREMACENABLER
TCELL2:OUT.SEC0PPC.TSTDCRC405DBUSINO28
TCELL2:OUT.SEC1PPC.TSTDCRC405DBUSINO29
TCELL2:OUT.SEC2PPC.TSTDCRC405DBUSINO30
TCELL2:OUT.SEC3PPC.TSTDCRC405DBUSINO31
TCELL2:OUT.HALF.BOT0PPC.LSSDSCANOUT12
TCELL2:OUT.HALF.BOT1PPC.LSSDSCANOUT13
TCELL2:OUT.HALF.BOT2PPC.LSSDSCANOUT14
TCELL2:OUT.HALF.BOT3PPC.LSSDSCANOUT15
TCELL2:OUT.HALF.TOP0PPC.LSSDSCANOUT12
TCELL2:OUT.HALF.TOP1PPC.LSSDSCANOUT13
TCELL2:OUT.HALF.TOP2PPC.LSSDSCANOUT14
TCELL2:OUT.HALF.TOP3PPC.LSSDSCANOUT15
TCELL3:IMUX.SR0EMAC.TIEEMAC0UNICASTADDR24
TCELL3:IMUX.SR1EMAC.TIEEMAC0UNICASTADDR25
TCELL3:IMUX.SR2EMAC.TIEEMAC0UNICASTADDR26
TCELL3:IMUX.SR3EMAC.TIEEMAC0UNICASTADDR27
TCELL3:IMUX.CE0EMAC.TIEEMAC0UNICASTADDR20
TCELL3:IMUX.CE1EMAC.TIEEMAC0UNICASTADDR21
TCELL3:IMUX.CE2EMAC.TIEEMAC0UNICASTADDR22
TCELL3:IMUX.CE3EMAC.TIEEMAC0UNICASTADDR23
TCELL3:IMUX.IMUX0EMAC.CLIENTEMAC0TXFIRSTBYTE
TCELL3:IMUX.IMUX1EMAC.PHYEMAC0RXCLKCORCNT0
TCELL3:IMUX.IMUX2EMAC.PHYEMAC0RXRUNDISP
TCELL3:IMUX.IMUX3EMAC.PHYEMAC0TXBUFERR
TCELL3:IMUX.IMUX4EMAC.PHYEMAC0MDIN
TCELL3:IMUX.IMUX5EMAC.CLIENTEMAC0TXD4
TCELL3:IMUX.IMUX6EMAC.CLIENTEMAC0TXD5
TCELL3:IMUX.IMUX7EMAC.CLIENTEMAC0TXD6
TCELL3:IMUX.IMUX8EMAC.CLIENTEMAC0TXD7
TCELL3:IMUX.IMUX9EMAC.TIEEMAC0CONFIGVEC64
TCELL3:IMUX.IMUX10EMAC.TIEEMAC0CONFIGVEC65
TCELL3:IMUX.IMUX11EMAC.TIEEMAC0CONFIGVEC66
TCELL3:IMUX.IMUX12EMAC.TIEEMAC0CONFIGVEC67
TCELL3:IMUX.IMUX13EMAC.TIEEMAC0CONFIGVEC68
TCELL3:IMUX.IMUX14EMAC.TIEEMAC0CONFIGVEC69
TCELL3:IMUX.IMUX15PPC.TSTISOCMC405READDATAOUTI16
TCELL3:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI17
TCELL3:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI18
TCELL3:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI19
TCELL3:OUT.BEST0EMAC.EMAC0PHYTXCHARDISPMODE
TCELL3:OUT.BEST1EMAC.EMAC0PHYTXCHARDISPVAL
TCELL3:OUT.BEST2EMAC.EMAC0CLIENTTXGMIIMIICLKOUT
TCELL3:OUT.BEST3EMAC.EMAC0PHYLOOPBACKMSB
TCELL3:OUT.BEST4EMAC.EMAC0CLIENTRXCLIENTCLKOUT
TCELL3:OUT.BEST5EMAC.EMAC0CLIENTRXFRAMEDROP
TCELL3:OUT.BEST6EMAC.EMAC0CLIENTRXGOODFRAME
TCELL3:OUT.BEST7EMAC.EMAC0CLIENTRXBADFRAME
TCELL3:OUT.SEC0PPC.TSTDCRC405DBUSINO24
TCELL3:OUT.SEC1PPC.TSTDCRC405DBUSINO25
TCELL3:OUT.SEC2PPC.TSTDCRC405DBUSINO26
TCELL3:OUT.SEC3PPC.TSTDCRC405DBUSINO27
TCELL3:OUT.HALF.BOT0PPC.TSTC405APUWBBYTEENO0
TCELL3:OUT.HALF.BOT1PPC.TSTC405APUWBBYTEENO1
TCELL3:OUT.HALF.BOT2PPC.TSTC405APUWBBYTEENO2
TCELL3:OUT.HALF.BOT3PPC.TSTC405APUWBBYTEENO3
TCELL3:OUT.HALF.TOP0PPC.TSTC405APUWBBYTEENO0
TCELL3:OUT.HALF.TOP1PPC.TSTC405APUWBBYTEENO1
TCELL3:OUT.HALF.TOP2PPC.TSTC405APUWBBYTEENO2
TCELL3:OUT.HALF.TOP3PPC.TSTC405APUWBBYTEENO3
TCELL4:IMUX.SR0EMAC.TIEEMAC0UNICASTADDR15
TCELL4:IMUX.SR1EMAC.TIEEMAC0UNICASTADDR16
TCELL4:IMUX.SR2EMAC.TIEEMAC0UNICASTADDR17
TCELL4:IMUX.SR3EMAC.TIEEMAC0UNICASTADDR18
TCELL4:IMUX.CE0EMAC.TIEEMAC0UNICASTADDR11
TCELL4:IMUX.CE1EMAC.TIEEMAC0UNICASTADDR12
TCELL4:IMUX.CE2EMAC.TIEEMAC0UNICASTADDR13
TCELL4:IMUX.CE3EMAC.TIEEMAC0UNICASTADDR14
TCELL4:IMUX.IMUX0EMAC.CLIENTEMAC0TXD8
TCELL4:IMUX.IMUX1EMAC.CLIENTEMAC0TXD9
TCELL4:IMUX.IMUX2EMAC.CLIENTEMAC0TXD10
TCELL4:IMUX.IMUX3EMAC.CLIENTEMAC0TXD11
TCELL4:IMUX.IMUX4EMAC.CLIENTEMAC0TXIFGDELAY0
TCELL4:IMUX.IMUX5EMAC.CLIENTEMAC0TXIFGDELAY1
TCELL4:IMUX.IMUX6EMAC.CLIENTEMAC0TXIFGDELAY2
TCELL4:IMUX.IMUX7EMAC.CLIENTEMAC0TXIFGDELAY3
TCELL4:IMUX.IMUX8EMAC.CLIENTEMAC0PAUSEVAL0
TCELL4:IMUX.IMUX9EMAC.CLIENTEMAC0PAUSEVAL1
TCELL4:IMUX.IMUX10EMAC.CLIENTEMAC0PAUSEVAL2
TCELL4:IMUX.IMUX11EMAC.CLIENTEMAC0PAUSEVAL3
TCELL4:IMUX.IMUX12EMAC.TIEEMAC0CONFIGVEC70
TCELL4:IMUX.IMUX13EMAC.TIEEMAC0CONFIGVEC71
TCELL4:IMUX.IMUX14EMAC.TIEEMAC0CONFIGVEC72
TCELL4:IMUX.IMUX15EMAC.EMAC0TIBUS4
TCELL4:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI12
TCELL4:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI13
TCELL4:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI14
TCELL4:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI15
TCELL4:OUT.BEST0EMAC.EMAC0CLIENTRXD0
TCELL4:OUT.BEST1EMAC.EMAC0CLIENTRXD1
TCELL4:OUT.BEST2EMAC.EMAC0CLIENTRXD2
TCELL4:OUT.BEST3EMAC.EMAC0CLIENTRXD3
TCELL4:OUT.BEST4EMAC.EMAC0CLIENTTXSTATS
TCELL4:OUT.BEST5EMAC.EMAC0CLIENTRXSTATS6
TCELL4:OUT.BEST6EMAC.EMAC0CLIENTRXSTATS4
TCELL4:OUT.BEST7EMAC.EMAC0CLIENTRXSTATS5
TCELL4:OUT.SEC0PPC.C405JTGSHIFTDR
TCELL4:OUT.SEC1PPC.C405JTGTDO
TCELL4:OUT.SEC2PPC.C405JTGTDOEN
TCELL4:OUT.SEC3PPC.C405JTGUPDATEDR
TCELL4:OUT.HALF.BOT0EMAC.TSTSOEMACO0
TCELL4:OUT.HALF.BOT1EMAC.TSTSOEMACO1
TCELL4:OUT.HALF.BOT2EMAC.TSTSOEMACO2
TCELL4:OUT.HALF.BOT3EMAC.TSTSOEMACO3
TCELL4:OUT.HALF.TOP0EMAC.TSTSOEMACO0
TCELL4:OUT.HALF.TOP1EMAC.TSTSOEMACO1
TCELL4:OUT.HALF.TOP2EMAC.TSTSOEMACO2
TCELL4:OUT.HALF.TOP3EMAC.TSTSOEMACO3
TCELL5:IMUX.SR0EMAC.TIEEMAC0UNICASTADDR7
TCELL5:IMUX.SR1EMAC.TIEEMAC0UNICASTADDR8
TCELL5:IMUX.SR2EMAC.TIEEMAC0UNICASTADDR9
TCELL5:IMUX.SR3EMAC.TIEEMAC0UNICASTADDR10
TCELL5:IMUX.CE0EMAC.TIEEMAC0UNICASTADDR3
TCELL5:IMUX.CE1EMAC.TIEEMAC0UNICASTADDR4
TCELL5:IMUX.CE2EMAC.TIEEMAC0UNICASTADDR5
TCELL5:IMUX.CE3EMAC.TIEEMAC0UNICASTADDR6
TCELL5:IMUX.IMUX0EMAC.CLIENTEMAC0TXD12
TCELL5:IMUX.IMUX1EMAC.CLIENTEMAC0TXD13
TCELL5:IMUX.IMUX2EMAC.CLIENTEMAC0TXD14
TCELL5:IMUX.IMUX3EMAC.CLIENTEMAC0TXD15
TCELL5:IMUX.IMUX4EMAC.CLIENTEMAC0TXIFGDELAY4
TCELL5:IMUX.IMUX5EMAC.CLIENTEMAC0TXIFGDELAY5
TCELL5:IMUX.IMUX6EMAC.CLIENTEMAC0TXIFGDELAY6
TCELL5:IMUX.IMUX7EMAC.CLIENTEMAC0TXIFGDELAY7
TCELL5:IMUX.IMUX8EMAC.CLIENTEMAC0PAUSEVAL4
TCELL5:IMUX.IMUX9EMAC.CLIENTEMAC0PAUSEVAL5
TCELL5:IMUX.IMUX10EMAC.CLIENTEMAC0PAUSEVAL6
TCELL5:IMUX.IMUX11EMAC.CLIENTEMAC0PAUSEVAL7
TCELL5:IMUX.IMUX12EMAC.TIEEMAC0CONFIGVEC12
TCELL5:IMUX.IMUX13EMAC.TIEEMAC0CONFIGVEC13
TCELL5:IMUX.IMUX14EMAC.TIEEMAC0CONFIGVEC14
TCELL5:IMUX.IMUX15EMAC.TIEEMAC0CONFIGVEC15
TCELL5:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI8
TCELL5:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI9
TCELL5:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI10
TCELL5:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI11
TCELL5:OUT.BEST0EMAC.EMAC0PHYSYNCACQSTATUS
TCELL5:OUT.BEST1EMAC.EMAC0PHYMCLKOUT
TCELL5:OUT.BEST2EMAC.EMAC0PHYMDTRI
TCELL5:OUT.BEST3EMAC.EMAC0PHYMDOUT
TCELL5:OUT.BEST4EMAC.EMAC0CLIENTRXD4
TCELL5:OUT.BEST5EMAC.EMAC0CLIENTRXD5
TCELL5:OUT.BEST6EMAC.EMAC0CLIENTRXD6
TCELL5:OUT.BEST7EMAC.EMAC0CLIENTRXD7
TCELL5:OUT.SEC0PPC.TSTDCRC405DBUSINO20
TCELL5:OUT.SEC1PPC.TSTDCRC405DBUSINO21
TCELL5:OUT.SEC2PPC.TSTDCRC405DBUSINO22
TCELL5:OUT.SEC3PPC.TSTDCRC405DBUSINO23
TCELL5:OUT.SEC4EMAC.EMAC0CLIENTRXDVREG6
TCELL5:OUT.HALF.BOT0PPC.DIAGOUT
TCELL5:OUT.HALF.BOT1PPC.TSTC405APUWBFLUSHO
TCELL5:OUT.HALF.BOT2PPC.TSTC405APUWBHOLDO
TCELL5:OUT.HALF.BOT3PPC.TSTC405APUDCDFULLO
TCELL5:OUT.HALF.TOP0PPC.DIAGOUT
TCELL5:OUT.HALF.TOP1PPC.TSTC405APUWBFLUSHO
TCELL5:OUT.HALF.TOP2PPC.TSTC405APUWBHOLDO
TCELL5:OUT.HALF.TOP3PPC.TSTC405APUDCDFULLO
TCELL6:IMUX.SR0PPC.TIEDCRADDR4
TCELL6:IMUX.SR1EMAC.TIEEMAC0UNICASTADDR0
TCELL6:IMUX.SR2EMAC.TIEEMAC0UNICASTADDR1
TCELL6:IMUX.SR3EMAC.TIEEMAC0UNICASTADDR2
TCELL6:IMUX.CLK0EMAC.EMAC0TIBUS0
TCELL6:IMUX.CE0PPC.TIEDCRADDR0
TCELL6:IMUX.CE1PPC.TIEDCRADDR1
TCELL6:IMUX.CE2PPC.TIEDCRADDR2
TCELL6:IMUX.CE3PPC.TIEDCRADDR3
TCELL6:IMUX.IMUX0EMAC.HOSTADDR0
TCELL6:IMUX.IMUX1EMAC.HOSTADDR1
TCELL6:IMUX.IMUX2EMAC.HOSTADDR2
TCELL6:IMUX.IMUX3EMAC.HOSTADDR3
TCELL6:IMUX.IMUX4EMAC.HOSTADDR4
TCELL6:IMUX.IMUX5EMAC.HOSTADDR5
TCELL6:IMUX.IMUX6EMAC.HOSTADDR6
TCELL6:IMUX.IMUX7EMAC.HOSTADDR7
TCELL6:IMUX.IMUX8EMAC.HOSTADDR8
TCELL6:IMUX.IMUX9EMAC.HOSTADDR9
TCELL6:IMUX.IMUX10EMAC.HOSTWRDATA0
TCELL6:IMUX.IMUX11EMAC.HOSTWRDATA1
TCELL6:IMUX.IMUX12EMAC.TIEEMAC0CONFIGVEC16
TCELL6:IMUX.IMUX13EMAC.TIEEMAC0CONFIGVEC17
TCELL6:IMUX.IMUX14EMAC.TIEEMAC0CONFIGVEC18
TCELL6:IMUX.IMUX15EMAC.TIEEMAC0CONFIGVEC19
TCELL6:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI4
TCELL6:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI5
TCELL6:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI6
TCELL6:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI7
TCELL6:OUT.BEST0EMAC.HOSTRDDATA0
TCELL6:OUT.BEST1EMAC.HOSTRDDATA1
TCELL6:OUT.BEST2EMAC.HOSTRDDATA2
TCELL6:OUT.BEST3EMAC.EMAC0CLIENTRXD8
TCELL6:OUT.BEST4EMAC.EMAC0CLIENTRXD9
TCELL6:OUT.BEST5EMAC.EMAC0CLIENTRXD10
TCELL6:OUT.BEST6EMAC.EMAC0CLIENTRXD11
TCELL6:OUT.BEST7EMAC.HOSTRDDATA3
TCELL6:OUT.SEC0EMAC.HOSTRDDATA4
TCELL6:OUT.SEC1EMAC.HOSTRDDATA5
TCELL6:OUT.SEC2EMAC.HOSTRDDATA6
TCELL6:OUT.SEC3EMAC.HOSTRDDATA7
TCELL6:OUT.HALF.BOT0PPC.TSTC405DSOCMBYTEENO0
TCELL6:OUT.HALF.BOT1PPC.TSTC405DSOCMBYTEENO1
TCELL6:OUT.HALF.BOT2PPC.TSTC405DSOCMBYTEENO2
TCELL6:OUT.HALF.BOT3PPC.TSTC405DSOCMBYTEENO3
TCELL6:OUT.HALF.BOT4PPC.TSTC405DSOCMXLTVALIDO
TCELL6:OUT.HALF.BOT5PPC.TSTC405DSOCMABORTOPO
TCELL6:OUT.HALF.BOT6PPC.TSTC405DSOCMABORTREQO
TCELL6:OUT.HALF.BOT7PPC.TSTC405DSOCMLOADREQO
TCELL6:OUT.HALF.TOP0PPC.TSTC405DSOCMBYTEENO0
TCELL6:OUT.HALF.TOP1PPC.TSTC405DSOCMBYTEENO1
TCELL6:OUT.HALF.TOP2PPC.TSTC405DSOCMBYTEENO2
TCELL6:OUT.HALF.TOP3PPC.TSTC405DSOCMBYTEENO3
TCELL6:OUT.HALF.TOP4PPC.TSTC405DSOCMXLTVALIDO
TCELL6:OUT.HALF.TOP5PPC.TSTC405DSOCMABORTOPO
TCELL6:OUT.HALF.TOP6PPC.TSTC405DSOCMABORTREQO
TCELL6:OUT.HALF.TOP7PPC.TSTC405DSOCMLOADREQO
TCELL7:IMUX.SR0EMAC.TIEEMAC1UNICASTADDR3
TCELL7:IMUX.SR1EMAC.TIEEMAC1UNICASTADDR2
TCELL7:IMUX.SR2EMAC.TIEEMAC1UNICASTADDR1
TCELL7:IMUX.SR3EMAC.TIEEMAC1UNICASTADDR0
TCELL7:IMUX.CLK0PPC.CPMDCRCLK
TCELL7:IMUX.CE0PPC.TIEDCRADDR5
TCELL7:IMUX.CE1PPC.TESTSELI
TCELL7:IMUX.CE2EMAC.TIEEMAC0CONFIGVEC63
TCELL7:IMUX.CE3PPC.TSTUSECPMCLKSELI
TCELL7:IMUX.IMUX0EMAC.HOSTWRDATA2
TCELL7:IMUX.IMUX1EMAC.HOSTWRDATA3
TCELL7:IMUX.IMUX2EMAC.HOSTWRDATA4
TCELL7:IMUX.IMUX3EMAC.HOSTWRDATA5
TCELL7:IMUX.IMUX4EMAC.HOSTWRDATA6
TCELL7:IMUX.IMUX5EMAC.HOSTWRDATA7
TCELL7:IMUX.IMUX6EMAC.HOSTWRDATA8
TCELL7:IMUX.IMUX7EMAC.HOSTWRDATA9
TCELL7:IMUX.IMUX8EMAC.HOSTWRDATA10
TCELL7:IMUX.IMUX9EMAC.HOSTWRDATA11
TCELL7:IMUX.IMUX10EMAC.HOSTWRDATA12
TCELL7:IMUX.IMUX11EMAC.HOSTWRDATA13
TCELL7:IMUX.IMUX12EMAC.CLIENTEMAC0PAUSEVAL12
TCELL7:IMUX.IMUX13EMAC.CLIENTEMAC0PAUSEVAL13
TCELL7:IMUX.IMUX14EMAC.CLIENTEMAC0PAUSEVAL14
TCELL7:IMUX.IMUX15EMAC.CLIENTEMAC0PAUSEVAL15
TCELL7:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI0
TCELL7:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI1
TCELL7:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI2
TCELL7:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI3
TCELL7:OUT.BEST0EMAC.HOSTRDDATA8
TCELL7:OUT.BEST1EMAC.HOSTRDDATA9
TCELL7:OUT.BEST2EMAC.HOSTRDDATA10
TCELL7:OUT.BEST3EMAC.HOSTRDDATA11
TCELL7:OUT.BEST4EMAC.EMAC0CLIENTRXD12
TCELL7:OUT.BEST5EMAC.EMAC0CLIENTRXD13
TCELL7:OUT.BEST6EMAC.EMAC0CLIENTRXD14
TCELL7:OUT.BEST7EMAC.EMAC0CLIENTRXD15
TCELL7:OUT.SEC0EMAC.HOSTRDDATA12
TCELL7:OUT.SEC1EMAC.HOSTRDDATA13
TCELL7:OUT.SEC2EMAC.HOSTRDDATA14
TCELL7:OUT.SEC3EMAC.HOSTRDDATA15
TCELL7:OUT.HALF.BOT0PPC.C405DSOCMCACHEABLE
TCELL7:OUT.HALF.BOT1PPC.C405DSOCMGUARDED
TCELL7:OUT.HALF.BOT2PPC.C405DSOCMSTRINGMULTIPLE
TCELL7:OUT.HALF.BOT3PPC.C405DSOCMU0ATTR
TCELL7:OUT.HALF.BOT4PPC.TSTC405APUEXEWDCNTO0
TCELL7:OUT.HALF.BOT5PPC.TSTC405APUEXEWDCNTO1
TCELL7:OUT.HALF.BOT6PPC.TSTC405APUMSRFE0O
TCELL7:OUT.HALF.BOT7PPC.TSTC405APUMSRFE1O
TCELL7:OUT.HALF.TOP0PPC.C405DSOCMCACHEABLE
TCELL7:OUT.HALF.TOP1PPC.C405DSOCMGUARDED
TCELL7:OUT.HALF.TOP2PPC.C405DSOCMSTRINGMULTIPLE
TCELL7:OUT.HALF.TOP3PPC.C405DSOCMU0ATTR
TCELL7:OUT.HALF.TOP4PPC.TSTC405APUEXEWDCNTO0
TCELL7:OUT.HALF.TOP5PPC.TSTC405APUEXEWDCNTO1
TCELL7:OUT.HALF.TOP6PPC.TSTC405APUMSRFE0O
TCELL7:OUT.HALF.TOP7PPC.TSTC405APUMSRFE1O
TCELL8:IMUX.SR0EMAC.TIEEMAC0CONFIGVEC49
TCELL8:IMUX.SR1EMAC.TIEEMAC0CONFIGVEC50
TCELL8:IMUX.SR2EMAC.TIEEMAC0CONFIGVEC51
TCELL8:IMUX.SR3EMAC.TIEEMAC0CONFIGVEC52
TCELL8:IMUX.CLK0EMAC.EMAC0TIBUS1
TCELL8:IMUX.CE0PPC.TIEPVRBIT28
TCELL8:IMUX.CE1PPC.TIEPVRBIT29
TCELL8:IMUX.CE2PPC.TIEPVRBIT30
TCELL8:IMUX.CE3PPC.TIEPVRBIT31
TCELL8:IMUX.IMUX0PPC.EXTDCRDBUSIN28
TCELL8:IMUX.IMUX1PPC.EXTDCRDBUSIN29
TCELL8:IMUX.IMUX2PPC.EXTDCRDBUSIN30
TCELL8:IMUX.IMUX3PPC.EXTDCRDBUSIN31
TCELL8:IMUX.IMUX4EMAC.CLIENTEMAC0PAUSEVAL8
TCELL8:IMUX.IMUX5EMAC.CLIENTEMAC0PAUSEVAL9
TCELL8:IMUX.IMUX6EMAC.CLIENTEMAC0PAUSEVAL10
TCELL8:IMUX.IMUX7EMAC.CLIENTEMAC0PAUSEVAL11
TCELL8:IMUX.IMUX8EMAC.PHYEMAC0RXCLKCORCNT1
TCELL8:IMUX.IMUX9EMAC.PHYEMAC0RXCLKCORCNT2
TCELL8:IMUX.IMUX10EMAC.PHYEMAC0RXBUFERR
TCELL8:IMUX.IMUX11PPC.CPMC405PLBSAMPLECYCLEALT
TCELL8:IMUX.IMUX12PPC.CPMC405PLBSYNCCLOCK
TCELL8:IMUX.IMUX13PPC.TSTC405ISOCMABUSI25
TCELL8:IMUX.IMUX14PPC.TSTC405ISOCMABUSI26
TCELL8:IMUX.IMUX15PPC.TSTC405ISOCMABUSI27
TCELL8:IMUX.IMUX16PPC.TSTC405ISOCMABUSI28
TCELL8:IMUX.IMUX17PPC.TSTC405ISOCMABUSI29
TCELL8:OUT.BEST0PPC.EXTDCRDBUSOUT28
TCELL8:OUT.BEST1PPC.EXTDCRDBUSOUT29
TCELL8:OUT.BEST2PPC.EXTDCRDBUSOUT30
TCELL8:OUT.BEST3PPC.EXTDCRDBUSOUT31
TCELL8:OUT.BEST4PPC.C405DBGWBIAR28
TCELL8:OUT.BEST5PPC.C405DBGWBIAR29
TCELL8:OUT.BEST6PPC.C405DBGWBFULL
TCELL8:OUT.BEST7PPC.C405CPMCORESLEEPREQ
TCELL8:OUT.SEC0PPC.C405CPMMSRCE
TCELL8:OUT.SEC1PPC.C405CPMMSREE
TCELL8:OUT.SEC2PPC.C405CPMTIMERIRQ
TCELL8:OUT.SEC3PPC.C405CPMTIMERRESETREQ
TCELL8:OUT.SEC4EMAC.EMAC0CLIENTANINTERRUPT
TCELL8:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO60
TCELL8:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO61
TCELL8:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO62
TCELL8:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO63
TCELL8:OUT.HALF.BOT4PPC.TSTDSOCMC405RDDBUSO28
TCELL8:OUT.HALF.BOT5PPC.TSTDSOCMC405RDDBUSO29
TCELL8:OUT.HALF.BOT6PPC.TSTDSOCMC405RDDBUSO30
TCELL8:OUT.HALF.BOT7PPC.TSTDSOCMC405RDDBUSO31
TCELL8:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO60
TCELL8:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO61
TCELL8:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO62
TCELL8:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO63
TCELL8:OUT.HALF.TOP4PPC.TSTDSOCMC405RDDBUSO28
TCELL8:OUT.HALF.TOP5PPC.TSTDSOCMC405RDDBUSO29
TCELL8:OUT.HALF.TOP6PPC.TSTDSOCMC405RDDBUSO30
TCELL8:OUT.HALF.TOP7PPC.TSTDSOCMC405RDDBUSO31
TCELL9:IMUX.SR0EMAC.TIEEMAC0CONFIGVEC53
TCELL9:IMUX.SR1EMAC.TIEEMAC0CONFIGVEC54
TCELL9:IMUX.SR2EMAC.TIEEMAC0CONFIGVEC55
TCELL9:IMUX.SR3EMAC.TIEEMAC0CONFIGVEC56
TCELL9:IMUX.CLK0EMAC.PHYEMAC0MCLKIN
TCELL9:IMUX.CE0PPC.LSSDSCANIN0
TCELL9:IMUX.CE1PPC.LSSDSCANIN1
TCELL9:IMUX.CE2PPC.LSSDSCANIN2
TCELL9:IMUX.CE3PPC.LSSDSCANIN3
TCELL9:IMUX.IMUX0PPC.EXTDCRDBUSIN24
TCELL9:IMUX.IMUX1PPC.EXTDCRDBUSIN25
TCELL9:IMUX.IMUX2PPC.EXTDCRDBUSIN26
TCELL9:IMUX.IMUX3PPC.EXTDCRDBUSIN27
TCELL9:IMUX.IMUX4PPC.RSTC405RESETCORE
TCELL9:IMUX.IMUX5PPC.RSTC405RESETCHIP
TCELL9:IMUX.IMUX6PPC.RSTC405RESETSYS
TCELL9:IMUX.IMUX7PPC.TIEC405CLOCKENABLE
TCELL9:IMUX.IMUX8PPC.TIEC405DUTYENABLE
TCELL9:IMUX.IMUX9EMAC.TIEEMAC0CONFIGVEC73
TCELL9:IMUX.IMUX10EMAC.TIEEMAC0CONFIGVEC74
TCELL9:IMUX.IMUX11EMAC.TIEEMAC0CONFIGVEC75
TCELL9:IMUX.IMUX12EMAC.TIEEMAC0CONFIGVEC76
TCELL9:IMUX.IMUX13PPC.LSSDCE1C1
TCELL9:IMUX.IMUX14PPC.LSSDCE1CA1
TCELL9:IMUX.IMUX15PPC.TSTC405ISOCMABUSI20
TCELL9:IMUX.IMUX16PPC.TSTC405ISOCMABUSI21
TCELL9:IMUX.IMUX17PPC.TSTC405ISOCMABUSI22
TCELL9:IMUX.IMUX18PPC.TSTC405ISOCMABUSI23
TCELL9:IMUX.IMUX19PPC.TSTC405ISOCMABUSI24
TCELL9:OUT.BEST0PPC.EXTDCRDBUSOUT24
TCELL9:OUT.BEST1PPC.EXTDCRDBUSOUT25
TCELL9:OUT.BEST2PPC.EXTDCRDBUSOUT26
TCELL9:OUT.BEST3PPC.EXTDCRDBUSOUT27
TCELL9:OUT.BEST4PPC.C405DBGWBIAR24
TCELL9:OUT.BEST5PPC.C405DBGWBIAR25
TCELL9:OUT.BEST6PPC.C405DBGWBIAR26
TCELL9:OUT.BEST7PPC.C405DBGWBIAR27
TCELL9:OUT.SEC0PPC.C405XXXMACHINECHECK
TCELL9:OUT.SEC1PPC.C405RSTCHIPRESETREQ
TCELL9:OUT.SEC2PPC.C405RSTCORERESETREQ
TCELL9:OUT.SEC3PPC.C405RSTSYSRESETREQ
TCELL9:OUT.SEC4EMAC.EMAC0PHYENCOMMAALIGN
TCELL9:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO56
TCELL9:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO57
TCELL9:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO58
TCELL9:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO59
TCELL9:OUT.HALF.BOT4PPC.TSTDSOCMC405RDDBUSO24
TCELL9:OUT.HALF.BOT5PPC.TSTDSOCMC405RDDBUSO25
TCELL9:OUT.HALF.BOT6PPC.TSTDSOCMC405RDDBUSO26
TCELL9:OUT.HALF.BOT7PPC.TSTDSOCMC405RDDBUSO27
TCELL9:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO56
TCELL9:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO57
TCELL9:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO58
TCELL9:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO59
TCELL9:OUT.HALF.TOP4PPC.TSTDSOCMC405RDDBUSO24
TCELL9:OUT.HALF.TOP5PPC.TSTDSOCMC405RDDBUSO25
TCELL9:OUT.HALF.TOP6PPC.TSTDSOCMC405RDDBUSO26
TCELL9:OUT.HALF.TOP7PPC.TSTDSOCMC405RDDBUSO27
TCELL10:IMUX.SR0EMAC.TIEEMAC0CONFIGVEC57
TCELL10:IMUX.SR1EMAC.TIEEMAC0CONFIGVEC58
TCELL10:IMUX.SR2EMAC.TIEEMAC0CONFIGVEC59
TCELL10:IMUX.SR3EMAC.TIEEMAC0CONFIGVEC60
TCELL10:IMUX.CLK0EMAC.CLIENTEMAC0RXCLIENTCLKIN
TCELL10:IMUX.CE0PPC.LSSDSCANIN4
TCELL10:IMUX.CE1PPC.LSSDSCANIN5
TCELL10:IMUX.CE2PPC.LSSDSCANIN6
TCELL10:IMUX.CE3PPC.LSSDSCANIN7
TCELL10:IMUX.IMUX0PPC.EXTDCRDBUSIN20
TCELL10:IMUX.IMUX1PPC.EXTDCRDBUSIN21
TCELL10:IMUX.IMUX2PPC.EXTDCRDBUSIN22
TCELL10:IMUX.IMUX3PPC.EXTDCRDBUSIN23
TCELL10:IMUX.IMUX4EMAC.CLIENTEMAC0DCMLOCKED
TCELL10:IMUX.IMUX5EMAC.TIEEMAC0CONFIGVEC77
TCELL10:IMUX.IMUX6EMAC.TIEEMAC0CONFIGVEC78
TCELL10:IMUX.IMUX7EMAC.TIEEMAC0CONFIGVEC79
TCELL10:IMUX.IMUX8EMAC.TIEEMAC0CONFIGVEC61
TCELL10:IMUX.IMUX9EMAC.TIEEMAC0CONFIGVEC62
TCELL10:IMUX.IMUX10EMAC.TSTSIEMACI6
TCELL10:IMUX.IMUX11PPC.TSTCPUCLKENI
TCELL10:IMUX.IMUX12PPC.TSTCLKINACTI
TCELL10:IMUX.IMUX13PPC.TSTTIMERENI
TCELL10:IMUX.IMUX14PPC.TSTJTAGENI
TCELL10:IMUX.IMUX15PPC.TSTRESETCOREI
TCELL10:IMUX.IMUX16PPC.TSTC405ISOCMABUSI16
TCELL10:IMUX.IMUX17PPC.TSTC405ISOCMABUSI17
TCELL10:IMUX.IMUX18PPC.TSTC405ISOCMABUSI18
TCELL10:IMUX.IMUX19PPC.TSTC405ISOCMABUSI19
TCELL10:OUT.BEST0PPC.EXTDCRDBUSOUT20
TCELL10:OUT.BEST1PPC.EXTDCRDBUSOUT21
TCELL10:OUT.BEST2PPC.EXTDCRDBUSOUT22
TCELL10:OUT.BEST3PPC.EXTDCRDBUSOUT23
TCELL10:OUT.BEST4PPC.C405DBGWBIAR20
TCELL10:OUT.BEST5PPC.C405DBGWBIAR21
TCELL10:OUT.BEST6PPC.C405DBGWBIAR22
TCELL10:OUT.BEST7PPC.C405DBGWBIAR23
TCELL10:OUT.SEC0PPC.TSTDCRC405DBUSINO16
TCELL10:OUT.SEC1PPC.TSTDCRC405DBUSINO17
TCELL10:OUT.SEC2PPC.TSTDCRC405DBUSINO18
TCELL10:OUT.SEC3PPC.TSTDCRC405DBUSINO19
TCELL10:OUT.SEC4EMAC.EMAC0PHYPOWERDOWN
TCELL10:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO52
TCELL10:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO53
TCELL10:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO54
TCELL10:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO55
TCELL10:OUT.HALF.BOT4PPC.TSTDSOCMC405RDDBUSO20
TCELL10:OUT.HALF.BOT5PPC.TSTDSOCMC405RDDBUSO21
TCELL10:OUT.HALF.BOT6PPC.TSTDSOCMC405RDDBUSO22
TCELL10:OUT.HALF.BOT7PPC.TSTDSOCMC405RDDBUSO23
TCELL10:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO52
TCELL10:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO53
TCELL10:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO54
TCELL10:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO55
TCELL10:OUT.HALF.TOP4PPC.TSTDSOCMC405RDDBUSO20
TCELL10:OUT.HALF.TOP5PPC.TSTDSOCMC405RDDBUSO21
TCELL10:OUT.HALF.TOP6PPC.TSTDSOCMC405RDDBUSO22
TCELL10:OUT.HALF.TOP7PPC.TSTDSOCMC405RDDBUSO23
TCELL11:IMUX.SR0PPC.BISTCE0LOADIN
TCELL11:IMUX.SR1PPC.C405TESTRESERVE1
TCELL11:IMUX.SR2PPC.C405TESTRESERVE2
TCELL11:IMUX.SR3EMAC.TIEEMAC1CONFIGVEC61
TCELL11:IMUX.CLK0EMAC.CLIENTEMAC0TXGMIIMIICLKIN
TCELL11:IMUX.CE0PPC.LSSDSCANIN8
TCELL11:IMUX.CE1PPC.LSSDSCANIN9
TCELL11:IMUX.CE2PPC.LSSDSCANIN10
TCELL11:IMUX.CE3PPC.LSSDSCANIN11
TCELL11:IMUX.IMUX0PPC.EXTDCRDBUSIN16
TCELL11:IMUX.IMUX1PPC.EXTDCRDBUSIN17
TCELL11:IMUX.IMUX2PPC.EXTDCRDBUSIN18
TCELL11:IMUX.IMUX3PPC.EXTDCRDBUSIN19
TCELL11:IMUX.IMUX4PPC.CPMC405SYNCBYPASS
TCELL11:IMUX.IMUX5PPC.TSTC405DSOCMABUSI12
TCELL11:IMUX.IMUX6PPC.TSTC405DSOCMABUSI13
TCELL11:IMUX.IMUX7PPC.TSTC405DSOCMABUSI14
TCELL11:IMUX.IMUX8PPC.TSTC405DSOCMABUSI15
TCELL11:IMUX.IMUX9PPC.TSTRESETCHIPI
TCELL11:IMUX.IMUX10PPC.TSTRESETSYSI
TCELL11:IMUX.IMUX11PPC.TSTC405ISOCMABUSI12
TCELL11:IMUX.IMUX12PPC.TSTC405ISOCMABUSI13
TCELL11:IMUX.IMUX13PPC.TSTC405ISOCMABUSI14
TCELL11:IMUX.IMUX14PPC.TSTC405ISOCMABUSI15
TCELL11:OUT.BEST0PPC.EXTDCRDBUSOUT16
TCELL11:OUT.BEST1PPC.EXTDCRDBUSOUT17
TCELL11:OUT.BEST2PPC.EXTDCRDBUSOUT18
TCELL11:OUT.BEST3PPC.EXTDCRDBUSOUT19
TCELL11:OUT.BEST4PPC.C405DBGWBIAR16
TCELL11:OUT.BEST5PPC.C405DBGWBIAR17
TCELL11:OUT.BEST6PPC.C405DBGWBIAR18
TCELL11:OUT.BEST7PPC.C405DBGWBIAR19
TCELL11:OUT.SEC0PPC.TSTDCRC405DBUSINO12
TCELL11:OUT.SEC1PPC.TSTDCRC405DBUSINO13
TCELL11:OUT.SEC2PPC.TSTDCRC405DBUSINO14
TCELL11:OUT.SEC3PPC.TSTDCRC405DBUSINO15
TCELL11:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO48
TCELL11:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO49
TCELL11:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO50
TCELL11:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO51
TCELL11:OUT.HALF.BOT4PPC.TSTDSOCMC405RDDBUSO16
TCELL11:OUT.HALF.BOT5PPC.TSTDSOCMC405RDDBUSO17
TCELL11:OUT.HALF.BOT6PPC.TSTDSOCMC405RDDBUSO18
TCELL11:OUT.HALF.BOT7PPC.TSTDSOCMC405RDDBUSO19
TCELL11:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO48
TCELL11:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO49
TCELL11:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO50
TCELL11:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO51
TCELL11:OUT.HALF.TOP4PPC.TSTDSOCMC405RDDBUSO16
TCELL11:OUT.HALF.TOP5PPC.TSTDSOCMC405RDDBUSO17
TCELL11:OUT.HALF.TOP6PPC.TSTDSOCMC405RDDBUSO18
TCELL11:OUT.HALF.TOP7PPC.TSTDSOCMC405RDDBUSO19
TCELL12:IMUX.SR0EMAC.TIEEMAC1CONFIGVEC60
TCELL12:IMUX.SR1EMAC.TIEEMAC1CONFIGVEC59
TCELL12:IMUX.SR2EMAC.TIEEMAC1CONFIGVEC58
TCELL12:IMUX.SR3EMAC.TIEEMAC1CONFIGVEC57
TCELL12:IMUX.CLK0EMAC.CLIENTEMAC0TXCLIENTCLKIN
TCELL12:IMUX.CE0PPC.LSSDSCANIN12
TCELL12:IMUX.CE1PPC.LSSDSCANIN13
TCELL12:IMUX.CE2PPC.LSSDSCANIN14
TCELL12:IMUX.CE3PPC.LSSDSCANIN15
TCELL12:IMUX.IMUX0PPC.EXTDCRDBUSIN12
TCELL12:IMUX.IMUX1PPC.EXTDCRDBUSIN13
TCELL12:IMUX.IMUX2PPC.EXTDCRDBUSIN14
TCELL12:IMUX.IMUX3PPC.EXTDCRDBUSIN15
TCELL12:IMUX.IMUX4EMAC.TIEEMAC1CONFIGVEC62
TCELL12:IMUX.IMUX5PPC.LSSDCE1CRAM
TCELL12:IMUX.IMUX6PPC.LSSDCE1C3BIST
TCELL12:IMUX.IMUX7PPC.CPMC405PLBSAMPLECYCLE
TCELL12:IMUX.IMUX8PPC.TSTC405DSOCMABUSI8
TCELL12:IMUX.IMUX9PPC.TSTC405DSOCMABUSI9
TCELL12:IMUX.IMUX10PPC.TSTC405DSOCMABUSI10
TCELL12:IMUX.IMUX11PPC.TSTC405DSOCMABUSI11
TCELL12:IMUX.IMUX12PPC.TSTC405ISOCMABUSI8
TCELL12:IMUX.IMUX13PPC.TSTC405ISOCMABUSI9
TCELL12:IMUX.IMUX14PPC.TSTC405ISOCMABUSI10
TCELL12:IMUX.IMUX15PPC.TSTC405ISOCMABUSI11
TCELL12:OUT.BEST0PPC.EXTDCRDBUSOUT12
TCELL12:OUT.BEST1PPC.EXTDCRDBUSOUT13
TCELL12:OUT.BEST2PPC.EXTDCRDBUSOUT14
TCELL12:OUT.BEST3PPC.EXTDCRDBUSOUT15
TCELL12:OUT.BEST4PPC.EXTDCRREAD
TCELL12:OUT.BEST5PPC.EXTDCRWRITE
TCELL12:OUT.BEST6PPC.C405DBGMSRWE
TCELL12:OUT.BEST7PPC.C405DBGWBIAR12
TCELL12:OUT.SEC0PPC.C405DBGWBIAR13
TCELL12:OUT.SEC1PPC.C405DBGWBIAR14
TCELL12:OUT.SEC2PPC.C405DBGWBIAR15
TCELL12:OUT.SEC3PPC.C405DBGLOADDATAONAPUDBUS
TCELL12:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO44
TCELL12:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO45
TCELL12:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO46
TCELL12:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO47
TCELL12:OUT.HALF.BOT4PPC.TSTDSOCMC405RDDBUSO12
TCELL12:OUT.HALF.BOT5PPC.TSTDSOCMC405RDDBUSO13
TCELL12:OUT.HALF.BOT6PPC.TSTDSOCMC405RDDBUSO14
TCELL12:OUT.HALF.BOT7PPC.TSTDSOCMC405RDDBUSO15
TCELL12:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO44
TCELL12:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO45
TCELL12:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO46
TCELL12:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO47
TCELL12:OUT.HALF.TOP4PPC.TSTDSOCMC405RDDBUSO12
TCELL12:OUT.HALF.TOP5PPC.TSTDSOCMC405RDDBUSO13
TCELL12:OUT.HALF.TOP6PPC.TSTDSOCMC405RDDBUSO14
TCELL12:OUT.HALF.TOP7PPC.TSTDSOCMC405RDDBUSO15
TCELL13:IMUX.SR0EMAC.TIEEMAC1CONFIGVEC56
TCELL13:IMUX.SR1EMAC.TIEEMAC1CONFIGVEC55
TCELL13:IMUX.SR2EMAC.TIEEMAC1CONFIGVEC54
TCELL13:IMUX.SR3EMAC.TIEEMAC1CONFIGVEC53
TCELL13:IMUX.CLK0EMAC.PHYEMAC0MIITXCLK
TCELL13:IMUX.CE0PPC.TIEPVRBIT8
TCELL13:IMUX.CE1PPC.TIEPVRBIT9
TCELL13:IMUX.CE2PPC.TIEPVRBIT10
TCELL13:IMUX.CE3PPC.TIEPVRBIT11
TCELL13:IMUX.IMUX0PPC.EXTDCRDBUSIN8
TCELL13:IMUX.IMUX1PPC.EXTDCRDBUSIN9
TCELL13:IMUX.IMUX2PPC.EXTDCRDBUSIN10
TCELL13:IMUX.IMUX3PPC.EXTDCRDBUSIN11
TCELL13:IMUX.IMUX4EMAC.TIEEMAC1CONFIGVEC73
TCELL13:IMUX.IMUX5EMAC.TIEEMAC1CONFIGVEC74
TCELL13:IMUX.IMUX6EMAC.TIEEMAC1CONFIGVEC75
TCELL13:IMUX.IMUX7EMAC.TIEEMAC1CONFIGVEC76
TCELL13:IMUX.IMUX8PPC.TSTC405DSOCMABUSI4
TCELL13:IMUX.IMUX9PPC.TSTC405DSOCMABUSI5
TCELL13:IMUX.IMUX10PPC.TSTC405DSOCMABUSI6
TCELL13:IMUX.IMUX11PPC.TSTC405DSOCMABUSI7
TCELL13:IMUX.IMUX12PPC.TSTC405ISOCMABUSI4
TCELL13:IMUX.IMUX13PPC.TSTC405ISOCMABUSI5
TCELL13:IMUX.IMUX14PPC.TSTC405ISOCMABUSI6
TCELL13:IMUX.IMUX15PPC.TSTC405ISOCMABUSI7
TCELL13:OUT.BEST0PPC.EXTDCRDBUSOUT8
TCELL13:OUT.BEST1PPC.EXTDCRDBUSOUT9
TCELL13:OUT.BEST2PPC.EXTDCRDBUSOUT10
TCELL13:OUT.BEST3PPC.EXTDCRDBUSOUT11
TCELL13:OUT.BEST4PPC.EXTDCRABUS9
TCELL13:OUT.BEST5PPC.EXTDCRABUS8
TCELL13:OUT.BEST6PPC.C405DBGWBCOMPLETE
TCELL13:OUT.BEST7PPC.C405DBGWBIAR8
TCELL13:OUT.SEC0PPC.C405DBGWBIAR9
TCELL13:OUT.SEC1PPC.C405DBGWBIAR10
TCELL13:OUT.SEC2PPC.C405DBGWBIAR11
TCELL13:OUT.SEC3PPC.C405DBGSTOPACK
TCELL13:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO40
TCELL13:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO41
TCELL13:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO42
TCELL13:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO43
TCELL13:OUT.HALF.BOT4PPC.TSTDSOCMC405RDDBUSO8
TCELL13:OUT.HALF.BOT5PPC.TSTDSOCMC405RDDBUSO9
TCELL13:OUT.HALF.BOT6PPC.TSTDSOCMC405RDDBUSO10
TCELL13:OUT.HALF.BOT7PPC.TSTDSOCMC405RDDBUSO11
TCELL13:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO40
TCELL13:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO41
TCELL13:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO42
TCELL13:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO43
TCELL13:OUT.HALF.TOP4PPC.TSTDSOCMC405RDDBUSO8
TCELL13:OUT.HALF.TOP5PPC.TSTDSOCMC405RDDBUSO9
TCELL13:OUT.HALF.TOP6PPC.TSTDSOCMC405RDDBUSO10
TCELL13:OUT.HALF.TOP7PPC.TSTDSOCMC405RDDBUSO11
TCELL14:IMUX.SR0PPC.MCBJTAGEN
TCELL14:IMUX.SR1PPC.MCBCPUCLKEN
TCELL14:IMUX.SR2PPC.MCBTIMEREN
TCELL14:IMUX.SR3PPC.MCPPCRST
TCELL14:IMUX.CLK0EMAC.PHYEMAC0RXCLK
TCELL14:IMUX.CE0PPC.BISTCE0CONTINUE
TCELL14:IMUX.CE1PPC.LSSDCE0TESTM3
TCELL14:IMUX.CE2PPC.LSSDCE0SCAN
TCELL14:IMUX.CE3PPC.LSSDCE0CNTLPOINT
TCELL14:IMUX.IMUX0PPC.EXTDCRDBUSIN4
TCELL14:IMUX.IMUX1PPC.EXTDCRDBUSIN5
TCELL14:IMUX.IMUX2PPC.EXTDCRDBUSIN6
TCELL14:IMUX.IMUX3PPC.EXTDCRDBUSIN7
TCELL14:IMUX.IMUX4PPC.DBGC405DEBUGHALT
TCELL14:IMUX.IMUX5PPC.DBGC405EXTBUSHOLDACK
TCELL14:IMUX.IMUX6PPC.DBGC405UNCONDDEBUGEVENT
TCELL14:IMUX.IMUX7PPC.CPMC405TIMERCLKEN
TCELL14:IMUX.IMUX8PPC.CPMC405TIMERTICK
TCELL14:IMUX.IMUX9PPC.CPMC405CPUCLKEN
TCELL14:IMUX.IMUX10PPC.CPMC405JTAGCLKEN
TCELL14:IMUX.IMUX11PPC.TSTC405DSOCMABUSI0
TCELL14:IMUX.IMUX12PPC.TSTC405DSOCMABUSI1
TCELL14:IMUX.IMUX13PPC.TSTC405DSOCMABUSI2
TCELL14:IMUX.IMUX14PPC.TSTC405DSOCMABUSI3
TCELL14:IMUX.IMUX15PPC.TSTC405ISOCMABUSI0
TCELL14:IMUX.IMUX16PPC.TSTC405ISOCMABUSI1
TCELL14:IMUX.IMUX17PPC.TSTC405ISOCMABUSI2
TCELL14:IMUX.IMUX18PPC.TSTC405ISOCMABUSI3
TCELL14:OUT.BEST0PPC.EXTDCRDBUSOUT4
TCELL14:OUT.BEST1PPC.EXTDCRDBUSOUT5
TCELL14:OUT.BEST2PPC.EXTDCRDBUSOUT6
TCELL14:OUT.BEST3PPC.EXTDCRDBUSOUT7
TCELL14:OUT.BEST4PPC.EXTDCRABUS4
TCELL14:OUT.BEST5PPC.EXTDCRABUS5
TCELL14:OUT.BEST6PPC.EXTDCRABUS6
TCELL14:OUT.BEST7PPC.EXTDCRABUS7
TCELL14:OUT.SEC0PPC.C405DBGWBIAR4
TCELL14:OUT.SEC1PPC.C405DBGWBIAR5
TCELL14:OUT.SEC2PPC.C405DBGWBIAR6
TCELL14:OUT.SEC3PPC.C405DBGWBIAR7
TCELL14:OUT.SEC4EMAC.EMAC1CLIENTANINTERRUPT
TCELL14:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO36
TCELL14:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO37
TCELL14:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO38
TCELL14:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO39
TCELL14:OUT.HALF.BOT4PPC.TSTDSOCMC405RDDBUSO4
TCELL14:OUT.HALF.BOT5PPC.TSTDSOCMC405RDDBUSO5
TCELL14:OUT.HALF.BOT6PPC.TSTDSOCMC405RDDBUSO6
TCELL14:OUT.HALF.BOT7PPC.TSTDSOCMC405RDDBUSO7
TCELL14:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO36
TCELL14:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO37
TCELL14:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO38
TCELL14:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO39
TCELL14:OUT.HALF.TOP4PPC.TSTDSOCMC405RDDBUSO4
TCELL14:OUT.HALF.TOP5PPC.TSTDSOCMC405RDDBUSO5
TCELL14:OUT.HALF.TOP6PPC.TSTDSOCMC405RDDBUSO6
TCELL14:OUT.HALF.TOP7PPC.TSTDSOCMC405RDDBUSO7
TCELL15:IMUX.SR0EMAC.TIEEMAC1CONFIGVEC63
TCELL15:IMUX.SR1EMAC.TIEEMAC1CONFIGVEC52
TCELL15:IMUX.SR2EMAC.TIEEMAC1CONFIGVEC51
TCELL15:IMUX.SR3EMAC.TIEEMAC1CONFIGVEC50
TCELL15:IMUX.CLK0EMAC.PHYEMAC0GTXCLK
TCELL15:IMUX.CE0PPC.LSSDCE0A
TCELL15:IMUX.CE1PPC.BISTCE0TESTM1
TCELL15:IMUX.CE2PPC.BISTCE0DIAGSHIFTSEL
TCELL15:IMUX.CE3PPC.BISTCE0LOADOPCODE
TCELL15:IMUX.IMUX0PPC.EXTDCRDBUSIN0
TCELL15:IMUX.IMUX1PPC.EXTDCRDBUSIN1
TCELL15:IMUX.IMUX2PPC.EXTDCRDBUSIN2
TCELL15:IMUX.IMUX3PPC.EXTDCRDBUSIN3
TCELL15:IMUX.IMUX4PPC.EXTDCRACK
TCELL15:IMUX.IMUX5PPC.CPMC405CORECLKINACTIVE
TCELL15:IMUX.IMUX6EMAC.TIEEMAC1CONFIGVEC64
TCELL15:IMUX.IMUX7EMAC.TIEEMAC1CONFIGVEC65
TCELL15:IMUX.IMUX8EMAC.TIEEMAC1CONFIGVEC66
TCELL15:IMUX.IMUX9EMAC.TIEEMAC1CONFIGVEC67
TCELL15:IMUX.IMUX10EMAC.TIEEMAC1CONFIGVEC68
TCELL15:IMUX.IMUX11EMAC.TIEEMAC1CONFIGVEC69
TCELL15:IMUX.IMUX12EMAC.TIEEMAC1CONFIGVEC70
TCELL15:IMUX.IMUX13EMAC.TIEEMAC1CONFIGVEC71
TCELL15:IMUX.IMUX14EMAC.TIEEMAC1CONFIGVEC72
TCELL15:IMUX.IMUX15EMAC.EMAC1TIBUS4
TCELL15:IMUX.IMUX16PPC.LSSDCE1B
TCELL15:OUT.BEST0PPC.EXTDCRDBUSOUT0
TCELL15:OUT.BEST1PPC.EXTDCRDBUSOUT1
TCELL15:OUT.BEST2PPC.EXTDCRDBUSOUT2
TCELL15:OUT.BEST3PPC.EXTDCRDBUSOUT3
TCELL15:OUT.BEST4PPC.EXTDCRABUS0
TCELL15:OUT.BEST5PPC.EXTDCRABUS1
TCELL15:OUT.BEST6PPC.EXTDCRABUS2
TCELL15:OUT.BEST7PPC.EXTDCRABUS3
TCELL15:OUT.SEC0PPC.C405DBGWBIAR0
TCELL15:OUT.SEC1PPC.C405DBGWBIAR1
TCELL15:OUT.SEC2PPC.C405DBGWBIAR2
TCELL15:OUT.SEC3PPC.C405DBGWBIAR3
TCELL15:OUT.SEC4EMAC.EMAC1PHYENCOMMAALIGN
TCELL15:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO32
TCELL15:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO33
TCELL15:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO34
TCELL15:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO35
TCELL15:OUT.HALF.BOT4PPC.TSTDSOCMC405RDDBUSO0
TCELL15:OUT.HALF.BOT5PPC.TSTDSOCMC405RDDBUSO1
TCELL15:OUT.HALF.BOT6PPC.TSTDSOCMC405RDDBUSO2
TCELL15:OUT.HALF.BOT7PPC.TSTDSOCMC405RDDBUSO3
TCELL15:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO32
TCELL15:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO33
TCELL15:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO34
TCELL15:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO35
TCELL15:OUT.HALF.TOP4PPC.TSTDSOCMC405RDDBUSO0
TCELL15:OUT.HALF.TOP5PPC.TSTDSOCMC405RDDBUSO1
TCELL15:OUT.HALF.TOP6PPC.TSTDSOCMC405RDDBUSO2
TCELL15:OUT.HALF.TOP7PPC.TSTDSOCMC405RDDBUSO3
TCELL16:IMUX.SR0EMAC.TIEEMAC1UNICASTADDR7
TCELL16:IMUX.SR1EMAC.TIEEMAC1UNICASTADDR6
TCELL16:IMUX.SR2EMAC.TIEEMAC1UNICASTADDR5
TCELL16:IMUX.SR3EMAC.TIEEMAC1UNICASTADDR4
TCELL16:IMUX.CLK0EMAC.HOSTCLK
TCELL16:IMUX.CE0EMAC.TIEEMAC1UNICASTADDR11
TCELL16:IMUX.CE1EMAC.TIEEMAC1UNICASTADDR10
TCELL16:IMUX.CE2EMAC.TIEEMAC1UNICASTADDR9
TCELL16:IMUX.CE3EMAC.TIEEMAC1UNICASTADDR8
TCELL16:IMUX.IMUX0EMAC.HOSTWRDATA14
TCELL16:IMUX.IMUX1EMAC.HOSTWRDATA15
TCELL16:IMUX.IMUX2EMAC.HOSTWRDATA16
TCELL16:IMUX.IMUX3EMAC.HOSTWRDATA17
TCELL16:IMUX.IMUX4EMAC.HOSTWRDATA18
TCELL16:IMUX.IMUX5EMAC.HOSTWRDATA19
TCELL16:IMUX.IMUX6EMAC.HOSTWRDATA20
TCELL16:IMUX.IMUX7EMAC.HOSTWRDATA21
TCELL16:IMUX.IMUX8EMAC.HOSTWRDATA22
TCELL16:IMUX.IMUX9EMAC.HOSTWRDATA23
TCELL16:IMUX.IMUX10EMAC.HOSTWRDATA24
TCELL16:IMUX.IMUX11EMAC.HOSTWRDATA25
TCELL16:IMUX.IMUX12EMAC.CLIENTEMAC1PAUSEVAL12
TCELL16:IMUX.IMUX13EMAC.CLIENTEMAC1PAUSEVAL13
TCELL16:IMUX.IMUX14EMAC.CLIENTEMAC1PAUSEVAL14
TCELL16:IMUX.IMUX15EMAC.CLIENTEMAC1PAUSEVAL15
TCELL16:IMUX.IMUX16PPC.TIEPVRBIT12
TCELL16:IMUX.IMUX17PPC.TIEPVRBIT13
TCELL16:IMUX.IMUX18PPC.TIEPVRBIT14
TCELL16:IMUX.IMUX19PPC.TIEPVRBIT15
TCELL16:OUT.BEST0EMAC.HOSTRDDATA16
TCELL16:OUT.BEST1EMAC.HOSTRDDATA17
TCELL16:OUT.BEST2EMAC.HOSTRDDATA18
TCELL16:OUT.BEST3EMAC.HOSTRDDATA19
TCELL16:OUT.BEST4EMAC.EMAC1CLIENTRXD12
TCELL16:OUT.BEST5EMAC.EMAC1CLIENTRXD13
TCELL16:OUT.BEST6EMAC.EMAC1CLIENTRXD14
TCELL16:OUT.BEST7EMAC.EMAC1CLIENTRXD15
TCELL16:OUT.SEC0EMAC.HOSTRDDATA20
TCELL16:OUT.SEC1EMAC.HOSTRDDATA21
TCELL16:OUT.SEC2EMAC.HOSTRDDATA22
TCELL16:OUT.SEC3EMAC.HOSTRDDATA23
TCELL16:OUT.HALF.BOT0PPC.TSTC405DSOCMABUSO28
TCELL16:OUT.HALF.BOT1PPC.TSTC405DSOCMABUSO29
TCELL16:OUT.HALF.BOT2PPC.TSTC405DSOCMWRDBUSO28
TCELL16:OUT.HALF.BOT3PPC.TSTC405DSOCMWRDBUSO29
TCELL16:OUT.HALF.BOT4PPC.TSTC405DSOCMWRDBUSO30
TCELL16:OUT.HALF.BOT5PPC.TSTC405DSOCMWRDBUSO31
TCELL16:OUT.HALF.BOT6PPC.TSTC405DSOCMSTOREREQO
TCELL16:OUT.HALF.BOT7PPC.TSTC405DSOCMWAITO
TCELL16:OUT.HALF.TOP0PPC.TSTC405DSOCMABUSO28
TCELL16:OUT.HALF.TOP1PPC.TSTC405DSOCMABUSO29
TCELL16:OUT.HALF.TOP2PPC.TSTC405DSOCMWRDBUSO28
TCELL16:OUT.HALF.TOP3PPC.TSTC405DSOCMWRDBUSO29
TCELL16:OUT.HALF.TOP4PPC.TSTC405DSOCMWRDBUSO30
TCELL16:OUT.HALF.TOP5PPC.TSTC405DSOCMWRDBUSO31
TCELL16:OUT.HALF.TOP6PPC.TSTC405DSOCMSTOREREQO
TCELL16:OUT.HALF.TOP7PPC.TSTC405DSOCMWAITO
TCELL17:IMUX.SR0EMAC.TIEEMAC1UNICASTADDR15
TCELL17:IMUX.SR1EMAC.TIEEMAC1UNICASTADDR14
TCELL17:IMUX.SR2EMAC.TIEEMAC1UNICASTADDR13
TCELL17:IMUX.SR3EMAC.TIEEMAC1UNICASTADDR12
TCELL17:IMUX.CLK0EMAC.EMAC1TIBUS0
TCELL17:IMUX.CE0EMAC.TIEEMAC1UNICASTADDR19
TCELL17:IMUX.CE1EMAC.TIEEMAC1UNICASTADDR18
TCELL17:IMUX.CE2EMAC.TIEEMAC1UNICASTADDR17
TCELL17:IMUX.CE3EMAC.TIEEMAC1UNICASTADDR16
TCELL17:IMUX.IMUX0EMAC.HOSTWRDATA26
TCELL17:IMUX.IMUX1EMAC.HOSTWRDATA27
TCELL17:IMUX.IMUX2EMAC.HOSTWRDATA28
TCELL17:IMUX.IMUX3EMAC.HOSTWRDATA29
TCELL17:IMUX.IMUX4EMAC.HOSTWRDATA30
TCELL17:IMUX.IMUX5EMAC.HOSTWRDATA31
TCELL17:IMUX.IMUX6EMAC.HOSTOPCODE1
TCELL17:IMUX.IMUX7EMAC.HOSTOPCODE0
TCELL17:IMUX.IMUX8EMAC.HOSTMIIMSEL
TCELL17:IMUX.IMUX9EMAC.HOSTREQ
TCELL17:IMUX.IMUX10EMAC.HOSTEMAC1SEL
TCELL17:IMUX.IMUX11EMAC.CLIENTEMAC1PAUSEVAL8
TCELL17:IMUX.IMUX12EMAC.CLIENTEMAC1PAUSEVAL9
TCELL17:IMUX.IMUX13EMAC.CLIENTEMAC1PAUSEVAL10
TCELL17:IMUX.IMUX14EMAC.CLIENTEMAC1PAUSEVAL11
TCELL17:IMUX.IMUX15EMAC.DCREMACENABLE
TCELL17:IMUX.IMUX16PPC.TIEPVRBIT16
TCELL17:IMUX.IMUX17PPC.TIEPVRBIT17
TCELL17:IMUX.IMUX18PPC.TIEPVRBIT18
TCELL17:IMUX.IMUX19PPC.TIEPVRBIT19
TCELL17:OUT.BEST0EMAC.HOSTRDDATA24
TCELL17:OUT.BEST1EMAC.HOSTRDDATA25
TCELL17:OUT.BEST2EMAC.HOSTRDDATA26
TCELL17:OUT.BEST3EMAC.HOSTRDDATA27
TCELL17:OUT.BEST4EMAC.EMAC1CLIENTRXD8
TCELL17:OUT.BEST5EMAC.EMAC1CLIENTRXD9
TCELL17:OUT.BEST6EMAC.EMAC1CLIENTRXD10
TCELL17:OUT.BEST7EMAC.EMAC1CLIENTRXD11
TCELL17:OUT.SEC0EMAC.HOSTRDDATA28
TCELL17:OUT.SEC1EMAC.HOSTRDDATA29
TCELL17:OUT.SEC2EMAC.HOSTRDDATA30
TCELL17:OUT.SEC3EMAC.HOSTRDDATA31
TCELL17:OUT.HALF.BOT0PPC.TSTC405DSOCMABUSO24
TCELL17:OUT.HALF.BOT1PPC.TSTC405DSOCMABUSO25
TCELL17:OUT.HALF.BOT2PPC.TSTC405DSOCMABUSO26
TCELL17:OUT.HALF.BOT3PPC.TSTC405DSOCMABUSO27
TCELL17:OUT.HALF.BOT4PPC.TSTC405DSOCMWRDBUSO24
TCELL17:OUT.HALF.BOT5PPC.TSTC405DSOCMWRDBUSO25
TCELL17:OUT.HALF.BOT6PPC.TSTC405DSOCMWRDBUSO26
TCELL17:OUT.HALF.BOT7PPC.TSTC405DSOCMWRDBUSO27
TCELL17:OUT.HALF.TOP0PPC.TSTC405DSOCMABUSO24
TCELL17:OUT.HALF.TOP1PPC.TSTC405DSOCMABUSO25
TCELL17:OUT.HALF.TOP2PPC.TSTC405DSOCMABUSO26
TCELL17:OUT.HALF.TOP3PPC.TSTC405DSOCMABUSO27
TCELL17:OUT.HALF.TOP4PPC.TSTC405DSOCMWRDBUSO24
TCELL17:OUT.HALF.TOP5PPC.TSTC405DSOCMWRDBUSO25
TCELL17:OUT.HALF.TOP6PPC.TSTC405DSOCMWRDBUSO26
TCELL17:OUT.HALF.TOP7PPC.TSTC405DSOCMWRDBUSO27
TCELL18:IMUX.SR0EMAC.TIEEMAC1UNICASTADDR23
TCELL18:IMUX.SR1EMAC.TIEEMAC1UNICASTADDR22
TCELL18:IMUX.SR2EMAC.TIEEMAC1UNICASTADDR21
TCELL18:IMUX.SR3EMAC.TIEEMAC1UNICASTADDR20
TCELL18:IMUX.CLK0EMAC.EMAC1TIBUS1
TCELL18:IMUX.CE0EMAC.TIEEMAC1UNICASTADDR27
TCELL18:IMUX.CE1EMAC.TIEEMAC1UNICASTADDR26
TCELL18:IMUX.CE2EMAC.TIEEMAC1UNICASTADDR25
TCELL18:IMUX.CE3EMAC.TIEEMAC1UNICASTADDR24
TCELL18:IMUX.IMUX0EMAC.CLIENTEMAC1TXD12
TCELL18:IMUX.IMUX1EMAC.CLIENTEMAC1TXD13
TCELL18:IMUX.IMUX2EMAC.CLIENTEMAC1TXD14
TCELL18:IMUX.IMUX3EMAC.CLIENTEMAC1TXD15
TCELL18:IMUX.IMUX4EMAC.CLIENTEMAC1TXIFGDELAY4
TCELL18:IMUX.IMUX5EMAC.CLIENTEMAC1TXIFGDELAY5
TCELL18:IMUX.IMUX6EMAC.CLIENTEMAC1TXIFGDELAY6
TCELL18:IMUX.IMUX7EMAC.CLIENTEMAC1TXIFGDELAY7
TCELL18:IMUX.IMUX8EMAC.CLIENTEMAC1PAUSEVAL4
TCELL18:IMUX.IMUX9EMAC.CLIENTEMAC1PAUSEVAL5
TCELL18:IMUX.IMUX10EMAC.CLIENTEMAC1PAUSEVAL6
TCELL18:IMUX.IMUX11EMAC.CLIENTEMAC1PAUSEVAL7
TCELL18:IMUX.IMUX12EMAC.CLIENTEMAC1DCMLOCKED
TCELL18:IMUX.IMUX13EMAC.TSTSIEMACI0
TCELL18:IMUX.IMUX14EMAC.TSTSIEMACI1
TCELL18:IMUX.IMUX15PPC.TIEPVRBIT20
TCELL18:IMUX.IMUX16PPC.TIEPVRBIT21
TCELL18:IMUX.IMUX17PPC.TIEPVRBIT22
TCELL18:IMUX.IMUX18PPC.TIEPVRBIT23
TCELL18:OUT.BEST0EMAC.EMAC1PHYSYNCACQSTATUS
TCELL18:OUT.BEST1EMAC.EMAC1PHYMCLKOUT
TCELL18:OUT.BEST2EMAC.EMAC1PHYMDTRI
TCELL18:OUT.BEST3EMAC.EMAC1PHYMDOUT
TCELL18:OUT.BEST4EMAC.EMAC1CLIENTRXD4
TCELL18:OUT.BEST5EMAC.EMAC1CLIENTRXD5
TCELL18:OUT.BEST6EMAC.EMAC1CLIENTRXD6
TCELL18:OUT.BEST7EMAC.EMAC1CLIENTRXD7
TCELL18:OUT.SEC0PPC.TSTDCRC405DBUSINO8
TCELL18:OUT.SEC1PPC.TSTDCRC405DBUSINO9
TCELL18:OUT.SEC2PPC.TSTDCRC405DBUSINO10
TCELL18:OUT.SEC3PPC.TSTDCRC405DBUSINO11
TCELL18:OUT.SEC4EMAC.EMAC1CLIENTRXDVREG6
TCELL18:OUT.HALF.BOT0PPC.TSTC405DSOCMABUSO20
TCELL18:OUT.HALF.BOT1PPC.TSTC405DSOCMABUSO21
TCELL18:OUT.HALF.BOT2PPC.TSTC405DSOCMABUSO22
TCELL18:OUT.HALF.BOT3PPC.TSTC405DSOCMABUSO23
TCELL18:OUT.HALF.BOT4PPC.TSTC405DSOCMWRDBUSO20
TCELL18:OUT.HALF.BOT5PPC.TSTC405DSOCMWRDBUSO21
TCELL18:OUT.HALF.BOT6PPC.TSTC405DSOCMWRDBUSO22
TCELL18:OUT.HALF.BOT7PPC.TSTC405DSOCMWRDBUSO23
TCELL18:OUT.HALF.TOP0PPC.TSTC405DSOCMABUSO20
TCELL18:OUT.HALF.TOP1PPC.TSTC405DSOCMABUSO21
TCELL18:OUT.HALF.TOP2PPC.TSTC405DSOCMABUSO22
TCELL18:OUT.HALF.TOP3PPC.TSTC405DSOCMABUSO23
TCELL18:OUT.HALF.TOP4PPC.TSTC405DSOCMWRDBUSO20
TCELL18:OUT.HALF.TOP5PPC.TSTC405DSOCMWRDBUSO21
TCELL18:OUT.HALF.TOP6PPC.TSTC405DSOCMWRDBUSO22
TCELL18:OUT.HALF.TOP7PPC.TSTC405DSOCMWRDBUSO23
TCELL19:IMUX.SR0EMAC.TIEEMAC1UNICASTADDR31
TCELL19:IMUX.SR1EMAC.TIEEMAC1UNICASTADDR30
TCELL19:IMUX.SR2EMAC.TIEEMAC1UNICASTADDR29
TCELL19:IMUX.SR3EMAC.TIEEMAC1UNICASTADDR28
TCELL19:IMUX.CLK0EMAC.PHYEMAC1MCLKIN
TCELL19:IMUX.CE0EMAC.TIEEMAC1UNICASTADDR35
TCELL19:IMUX.CE1EMAC.TIEEMAC1UNICASTADDR34
TCELL19:IMUX.CE2EMAC.TIEEMAC1UNICASTADDR33
TCELL19:IMUX.CE3EMAC.TIEEMAC1UNICASTADDR32
TCELL19:IMUX.IMUX0EMAC.CLIENTEMAC1TXD8
TCELL19:IMUX.IMUX1EMAC.CLIENTEMAC1TXD9
TCELL19:IMUX.IMUX2EMAC.CLIENTEMAC1TXD10
TCELL19:IMUX.IMUX3EMAC.CLIENTEMAC1TXD11
TCELL19:IMUX.IMUX4EMAC.CLIENTEMAC1TXIFGDELAY0
TCELL19:IMUX.IMUX5EMAC.CLIENTEMAC1TXIFGDELAY1
TCELL19:IMUX.IMUX6EMAC.CLIENTEMAC1TXIFGDELAY2
TCELL19:IMUX.IMUX7EMAC.CLIENTEMAC1TXIFGDELAY3
TCELL19:IMUX.IMUX8EMAC.CLIENTEMAC1PAUSEVAL0
TCELL19:IMUX.IMUX9EMAC.CLIENTEMAC1PAUSEVAL1
TCELL19:IMUX.IMUX10EMAC.CLIENTEMAC1PAUSEVAL2
TCELL19:IMUX.IMUX11EMAC.CLIENTEMAC1PAUSEVAL3
TCELL19:IMUX.IMUX12EMAC.PHYEMAC1SIGNALDET
TCELL19:IMUX.IMUX13EMAC.TSTSIEMACI2
TCELL19:IMUX.IMUX14EMAC.TSTSIEMACI3
TCELL19:IMUX.IMUX15PPC.TIEPVRBIT24
TCELL19:IMUX.IMUX16PPC.TIEPVRBIT25
TCELL19:IMUX.IMUX17PPC.TIEPVRBIT26
TCELL19:IMUX.IMUX18PPC.TIEPVRBIT27
TCELL19:OUT.BEST0EMAC.EMAC1CLIENTRXD0
TCELL19:OUT.BEST1EMAC.EMAC1CLIENTRXD1
TCELL19:OUT.BEST2EMAC.EMAC1CLIENTRXD2
TCELL19:OUT.BEST3EMAC.EMAC1CLIENTRXD3
TCELL19:OUT.BEST4EMAC.EMAC1CLIENTTXSTATS
TCELL19:OUT.BEST5EMAC.EMAC1CLIENTRXSTATS6
TCELL19:OUT.BEST6EMAC.EMAC1CLIENTRXSTATS4
TCELL19:OUT.BEST7EMAC.EMAC1CLIENTRXSTATS5
TCELL19:OUT.SEC0PPC.TSTDCRC405DBUSINO4
TCELL19:OUT.SEC1PPC.TSTDCRC405DBUSINO5
TCELL19:OUT.SEC2PPC.TSTDCRC405DBUSINO6
TCELL19:OUT.SEC3PPC.TSTDCRC405DBUSINO7
TCELL19:OUT.SEC4EMAC.EMAC1PHYPOWERDOWN
TCELL19:OUT.HALF.BOT0PPC.TSTC405DSOCMABUSO16
TCELL19:OUT.HALF.BOT1PPC.TSTC405DSOCMABUSO17
TCELL19:OUT.HALF.BOT2PPC.TSTC405DSOCMABUSO18
TCELL19:OUT.HALF.BOT3PPC.TSTC405DSOCMABUSO19
TCELL19:OUT.HALF.BOT4PPC.TSTC405DSOCMWRDBUSO16
TCELL19:OUT.HALF.BOT5PPC.TSTC405DSOCMWRDBUSO17
TCELL19:OUT.HALF.BOT6PPC.TSTC405DSOCMWRDBUSO18
TCELL19:OUT.HALF.BOT7PPC.TSTC405DSOCMWRDBUSO19
TCELL19:OUT.HALF.TOP0PPC.TSTC405DSOCMABUSO16
TCELL19:OUT.HALF.TOP1PPC.TSTC405DSOCMABUSO17
TCELL19:OUT.HALF.TOP2PPC.TSTC405DSOCMABUSO18
TCELL19:OUT.HALF.TOP3PPC.TSTC405DSOCMABUSO19
TCELL19:OUT.HALF.TOP4PPC.TSTC405DSOCMWRDBUSO16
TCELL19:OUT.HALF.TOP5PPC.TSTC405DSOCMWRDBUSO17
TCELL19:OUT.HALF.TOP6PPC.TSTC405DSOCMWRDBUSO18
TCELL19:OUT.HALF.TOP7PPC.TSTC405DSOCMWRDBUSO19
TCELL20:IMUX.SR0EMAC.TIEEMAC1UNICASTADDR39
TCELL20:IMUX.SR1EMAC.TIEEMAC1UNICASTADDR38
TCELL20:IMUX.SR2EMAC.TIEEMAC1UNICASTADDR37
TCELL20:IMUX.SR3EMAC.TIEEMAC1UNICASTADDR36
TCELL20:IMUX.CLK0EMAC.CLIENTEMAC1RXCLIENTCLKIN
TCELL20:IMUX.CE0EMAC.TIEEMAC1UNICASTADDR43
TCELL20:IMUX.CE1EMAC.TIEEMAC1UNICASTADDR42
TCELL20:IMUX.CE2EMAC.TIEEMAC1UNICASTADDR41
TCELL20:IMUX.CE3EMAC.TIEEMAC1UNICASTADDR40
TCELL20:IMUX.IMUX0EMAC.CLIENTEMAC1TXFIRSTBYTE
TCELL20:IMUX.IMUX1EMAC.PHYEMAC1RXCLKCORCNT0
TCELL20:IMUX.IMUX2EMAC.PHYEMAC1RXRUNDISP
TCELL20:IMUX.IMUX3EMAC.PHYEMAC1TXBUFERR
TCELL20:IMUX.IMUX4EMAC.PHYEMAC1MDIN
TCELL20:IMUX.IMUX5EMAC.CLIENTEMAC1TXD4
TCELL20:IMUX.IMUX6EMAC.CLIENTEMAC1TXD5
TCELL20:IMUX.IMUX7EMAC.CLIENTEMAC1TXD6
TCELL20:IMUX.IMUX8EMAC.CLIENTEMAC1TXD7
TCELL20:IMUX.IMUX9EMAC.TIEEMAC1CONFIGVEC77
TCELL20:IMUX.IMUX10EMAC.TIEEMAC1CONFIGVEC78
TCELL20:IMUX.IMUX11EMAC.TIEEMAC1CONFIGVEC79
TCELL20:IMUX.IMUX12EMAC.PHYEMAC1RXBUFERR
TCELL20:IMUX.IMUX13PPC.TSTSIGASKETI0
TCELL20:IMUX.IMUX14PPC.TSTSIGASKETI1
TCELL20:IMUX.IMUX15PPC.TIEPVRBIT0
TCELL20:IMUX.IMUX16PPC.TIEPVRBIT1
TCELL20:IMUX.IMUX17PPC.TIEPVRBIT2
TCELL20:IMUX.IMUX18PPC.TIEPVRBIT3
TCELL20:OUT.BEST0EMAC.EMAC1PHYTXCHARDISPMODE
TCELL20:OUT.BEST1EMAC.EMAC1PHYTXCHARDISPVAL
TCELL20:OUT.BEST2EMAC.EMAC1CLIENTTXGMIIMIICLKOUT
TCELL20:OUT.BEST3EMAC.EMAC1PHYLOOPBACKMSB
TCELL20:OUT.BEST4EMAC.EMAC1CLIENTRXCLIENTCLKOUT
TCELL20:OUT.BEST5EMAC.EMAC1CLIENTRXFRAMEDROP
TCELL20:OUT.BEST6EMAC.EMAC1CLIENTRXGOODFRAME
TCELL20:OUT.BEST7EMAC.EMAC1CLIENTRXBADFRAME
TCELL20:OUT.SEC0PPC.TSTDCRC405DBUSINO0
TCELL20:OUT.SEC1PPC.TSTDCRC405DBUSINO1
TCELL20:OUT.SEC2PPC.TSTDCRC405DBUSINO2
TCELL20:OUT.SEC3PPC.TSTDCRC405DBUSINO3
TCELL20:OUT.HALF.BOT0PPC.TSTC405DSOCMABUSO12
TCELL20:OUT.HALF.BOT1PPC.TSTC405DSOCMABUSO13
TCELL20:OUT.HALF.BOT2PPC.TSTC405DSOCMABUSO14
TCELL20:OUT.HALF.BOT3PPC.TSTC405DSOCMABUSO15
TCELL20:OUT.HALF.BOT4PPC.TSTC405DSOCMWRDBUSO12
TCELL20:OUT.HALF.BOT5PPC.TSTC405DSOCMWRDBUSO13
TCELL20:OUT.HALF.BOT6PPC.TSTC405DSOCMWRDBUSO14
TCELL20:OUT.HALF.BOT7PPC.TSTC405DSOCMWRDBUSO15
TCELL20:OUT.HALF.TOP0PPC.TSTC405DSOCMABUSO12
TCELL20:OUT.HALF.TOP1PPC.TSTC405DSOCMABUSO13
TCELL20:OUT.HALF.TOP2PPC.TSTC405DSOCMABUSO14
TCELL20:OUT.HALF.TOP3PPC.TSTC405DSOCMABUSO15
TCELL20:OUT.HALF.TOP4PPC.TSTC405DSOCMWRDBUSO12
TCELL20:OUT.HALF.TOP5PPC.TSTC405DSOCMWRDBUSO13
TCELL20:OUT.HALF.TOP6PPC.TSTC405DSOCMWRDBUSO14
TCELL20:OUT.HALF.TOP7PPC.TSTC405DSOCMWRDBUSO15
TCELL21:IMUX.SR0EMAC.TIEEMAC1UNICASTADDR47
TCELL21:IMUX.SR1EMAC.TIEEMAC1UNICASTADDR46
TCELL21:IMUX.SR2EMAC.TIEEMAC1UNICASTADDR45
TCELL21:IMUX.SR3EMAC.TIEEMAC1UNICASTADDR44
TCELL21:IMUX.CLK0EMAC.CLIENTEMAC1TXGMIIMIICLKIN
TCELL21:IMUX.CE0EMAC.TIEEMAC1CONFIGVEC3
TCELL21:IMUX.CE1EMAC.TIEEMAC1CONFIGVEC2
TCELL21:IMUX.CE2EMAC.TIEEMAC1CONFIGVEC1
TCELL21:IMUX.CE3EMAC.TIEEMAC1CONFIGVEC0
TCELL21:IMUX.IMUX0EMAC.PHYEMAC1RXNOTINTABLE
TCELL21:IMUX.IMUX1EMAC.PHYEMAC1RXDISPERR
TCELL21:IMUX.IMUX2EMAC.PHYEMAC1RXCHARISK
TCELL21:IMUX.IMUX3EMAC.PHYEMAC1RXCHARISCOMMA
TCELL21:IMUX.IMUX4EMAC.PHYEMAC1RXBUFSTATUS0
TCELL21:IMUX.IMUX5EMAC.PHYEMAC1RXBUFSTATUS1
TCELL21:IMUX.IMUX6EMAC.PHYEMAC1RXLOSSOFSYNC0
TCELL21:IMUX.IMUX7EMAC.PHYEMAC1RXLOSSOFSYNC1
TCELL21:IMUX.IMUX8EMAC.CLIENTEMAC1TXD0
TCELL21:IMUX.IMUX9EMAC.CLIENTEMAC1TXD1
TCELL21:IMUX.IMUX10EMAC.CLIENTEMAC1TXD2
TCELL21:IMUX.IMUX11EMAC.CLIENTEMAC1TXD3
TCELL21:IMUX.IMUX12EMAC.PHYEMAC1RXCLKCORCNT1
TCELL21:IMUX.IMUX13EMAC.PHYEMAC1RXCLKCORCNT2
TCELL21:IMUX.IMUX14EMAC.TSTSIEMACI4
TCELL21:IMUX.IMUX15PPC.TIEPVRBIT4
TCELL21:IMUX.IMUX16PPC.TIEPVRBIT5
TCELL21:IMUX.IMUX17PPC.TIEPVRBIT6
TCELL21:IMUX.IMUX18PPC.TIEPVRBIT7
TCELL21:OUT.BEST0EMAC.EMAC1PHYMGTRXRESET
TCELL21:OUT.BEST1EMAC.EMAC1CLIENTTXCLIENTCLKOUT
TCELL21:OUT.BEST2EMAC.EMAC1CLIENTTXACK
TCELL21:OUT.BEST3EMAC.EMAC1CLIENTTXCOLLISION
TCELL21:OUT.BEST4EMAC.EMAC1CLIENTTXRETRANSMIT
TCELL21:OUT.BEST5EMAC.EMAC1CLIENTTXSTATSBYTEVLD
TCELL21:OUT.BEST6EMAC.EMAC1CLIENTRXSTATSBYTEVLD
TCELL21:OUT.BEST7EMAC.EMAC1CLIENTTXSTATSVLD
TCELL21:OUT.SEC0PPC.DSOCMBRAMABUS8
TCELL21:OUT.SEC1PPC.DSOCMBRAMABUS9
TCELL21:OUT.SEC2PPC.DSOCMBRAMABUS10
TCELL21:OUT.SEC3PPC.DSOCMBRAMABUS11
TCELL21:OUT.SEC4PPC.TSTPLBSAMPLECYCLEO
TCELL21:OUT.HALF.BOT0PPC.TSTC405DSOCMABUSO8
TCELL21:OUT.HALF.BOT1PPC.TSTC405DSOCMABUSO9
TCELL21:OUT.HALF.BOT2PPC.TSTC405DSOCMABUSO10
TCELL21:OUT.HALF.BOT3PPC.TSTC405DSOCMABUSO11
TCELL21:OUT.HALF.BOT4PPC.TSTC405DSOCMWRDBUSO8
TCELL21:OUT.HALF.BOT5PPC.TSTC405DSOCMWRDBUSO9
TCELL21:OUT.HALF.BOT6PPC.TSTC405DSOCMWRDBUSO10
TCELL21:OUT.HALF.BOT7PPC.TSTC405DSOCMWRDBUSO11
TCELL21:OUT.HALF.TOP0PPC.TSTC405DSOCMABUSO8
TCELL21:OUT.HALF.TOP1PPC.TSTC405DSOCMABUSO9
TCELL21:OUT.HALF.TOP2PPC.TSTC405DSOCMABUSO10
TCELL21:OUT.HALF.TOP3PPC.TSTC405DSOCMABUSO11
TCELL21:OUT.HALF.TOP4PPC.TSTC405DSOCMWRDBUSO8
TCELL21:OUT.HALF.TOP5PPC.TSTC405DSOCMWRDBUSO9
TCELL21:OUT.HALF.TOP6PPC.TSTC405DSOCMWRDBUSO10
TCELL21:OUT.HALF.TOP7PPC.TSTC405DSOCMWRDBUSO11
TCELL22:IMUX.SR0EMAC.TIEEMAC1CONFIGVEC7
TCELL22:IMUX.SR1EMAC.TIEEMAC1CONFIGVEC6
TCELL22:IMUX.SR2EMAC.TIEEMAC1CONFIGVEC5
TCELL22:IMUX.SR3EMAC.TIEEMAC1CONFIGVEC4
TCELL22:IMUX.CLK0EMAC.CLIENTEMAC1TXCLIENTCLKIN
TCELL22:IMUX.CE0EMAC.TIEEMAC1CONFIGVEC11
TCELL22:IMUX.CE1EMAC.TIEEMAC1CONFIGVEC10
TCELL22:IMUX.CE2EMAC.TIEEMAC1CONFIGVEC9
TCELL22:IMUX.CE3EMAC.TIEEMAC1CONFIGVEC8
TCELL22:IMUX.IMUX0EMAC.PHYEMAC1RXD4
TCELL22:IMUX.IMUX1EMAC.PHYEMAC1RXD5
TCELL22:IMUX.IMUX2EMAC.PHYEMAC1RXD6
TCELL22:IMUX.IMUX3EMAC.PHYEMAC1RXD7
TCELL22:IMUX.IMUX4EMAC.PHYEMAC1RXDV
TCELL22:IMUX.IMUX5EMAC.PHYEMAC1RXER
TCELL22:IMUX.IMUX6EMAC.PHYEMAC1RXCOMMADET
TCELL22:IMUX.IMUX7EMAC.PHYEMAC1RXCHECKINGCRC
TCELL22:IMUX.IMUX8EMAC.EMAC1TIBUS3
TCELL22:IMUX.IMUX9EMAC.EMAC1TIBUS2
TCELL22:IMUX.IMUX10EMAC.CLIENTEMAC1TXUNDERRUN
TCELL22:IMUX.IMUX11EMAC.CLIENTEMAC1PAUSEREQ
TCELL22:IMUX.IMUX12EMAC.CLIENTEMAC1TXDVLD
TCELL22:IMUX.IMUX13EMAC.CLIENTEMAC1TXDVLDMSW
TCELL22:IMUX.IMUX14EMAC.PHYEMAC1PHYAD1
TCELL22:IMUX.IMUX15EMAC.PHYEMAC1PHYAD0
TCELL22:IMUX.IMUX16PPC.TSTTRSTNEGI
TCELL22:OUT.BEST0EMAC.EMAC1PHYTXD4
TCELL22:OUT.BEST1EMAC.EMAC1PHYTXD5
TCELL22:OUT.BEST2EMAC.EMAC1PHYTXD6
TCELL22:OUT.BEST3EMAC.EMAC1PHYTXD7
TCELL22:OUT.BEST4EMAC.EMAC1PHYTXCHARISK
TCELL22:OUT.BEST5EMAC.EMAC1CLIENTRXDVLDMSW
TCELL22:OUT.BEST6EMAC.EMAC1CLIENTRXDVLD
TCELL22:OUT.BEST7EMAC.EMAC1CLIENTRXSTATSVLD
TCELL22:OUT.SEC0EMAC.EMAC1CLIENTRXSTATS0
TCELL22:OUT.SEC1EMAC.EMAC1CLIENTRXSTATS1
TCELL22:OUT.SEC2EMAC.EMAC1CLIENTRXSTATS2
TCELL22:OUT.SEC3EMAC.EMAC1CLIENTRXSTATS3
TCELL22:OUT.SEC4PPC.DSOCMWRADDRVALID
TCELL22:OUT.HALF.BOT0PPC.TSTC405DSOCMABUSO4
TCELL22:OUT.HALF.BOT1PPC.TSTC405DSOCMABUSO5
TCELL22:OUT.HALF.BOT2PPC.TSTC405DSOCMABUSO6
TCELL22:OUT.HALF.BOT3PPC.TSTC405DSOCMABUSO7
TCELL22:OUT.HALF.BOT4PPC.TSTC405DSOCMWRDBUSO4
TCELL22:OUT.HALF.BOT5PPC.TSTC405DSOCMWRDBUSO5
TCELL22:OUT.HALF.BOT6PPC.TSTC405DSOCMWRDBUSO6
TCELL22:OUT.HALF.BOT7PPC.TSTC405DSOCMWRDBUSO7
TCELL22:OUT.HALF.TOP0PPC.TSTC405DSOCMABUSO4
TCELL22:OUT.HALF.TOP1PPC.TSTC405DSOCMABUSO5
TCELL22:OUT.HALF.TOP2PPC.TSTC405DSOCMABUSO6
TCELL22:OUT.HALF.TOP3PPC.TSTC405DSOCMABUSO7
TCELL22:OUT.HALF.TOP4PPC.TSTC405DSOCMWRDBUSO4
TCELL22:OUT.HALF.TOP5PPC.TSTC405DSOCMWRDBUSO5
TCELL22:OUT.HALF.TOP6PPC.TSTC405DSOCMWRDBUSO6
TCELL22:OUT.HALF.TOP7PPC.TSTC405DSOCMWRDBUSO7
TCELL23:IMUX.SR0EMAC.TIEEMAC1CONFIGVEC15
TCELL23:IMUX.SR1EMAC.TIEEMAC1CONFIGVEC14
TCELL23:IMUX.SR2EMAC.TIEEMAC1CONFIGVEC13
TCELL23:IMUX.SR3EMAC.TIEEMAC1CONFIGVEC12
TCELL23:IMUX.CE0EMAC.TIEEMAC1CONFIGVEC19
TCELL23:IMUX.CE1EMAC.TIEEMAC1CONFIGVEC18
TCELL23:IMUX.CE2EMAC.TIEEMAC1CONFIGVEC17
TCELL23:IMUX.CE3EMAC.TIEEMAC1CONFIGVEC16
TCELL23:IMUX.IMUX0EMAC.PHYEMAC1RXD0
TCELL23:IMUX.IMUX1EMAC.PHYEMAC1RXD1
TCELL23:IMUX.IMUX2EMAC.PHYEMAC1RXD2
TCELL23:IMUX.IMUX3EMAC.PHYEMAC1RXD3
TCELL23:IMUX.IMUX4EMAC.PHYEMAC1CRS
TCELL23:IMUX.IMUX5EMAC.PHYEMAC1COL
TCELL23:IMUX.IMUX6EMAC.TIEEMAC1CONFIGVEC25
TCELL23:IMUX.IMUX7EMAC.TIEEMAC1CONFIGVEC24
TCELL23:IMUX.IMUX8EMAC.TIEEMAC1CONFIGVEC23
TCELL23:IMUX.IMUX9EMAC.TIEEMAC1CONFIGVEC22
TCELL23:IMUX.IMUX10EMAC.TIEEMAC1CONFIGVEC21
TCELL23:IMUX.IMUX11EMAC.TIEEMAC1CONFIGVEC20
TCELL23:IMUX.IMUX12EMAC.PHYEMAC1PHYAD4
TCELL23:IMUX.IMUX13EMAC.PHYEMAC1PHYAD3
TCELL23:IMUX.IMUX14EMAC.PHYEMAC1PHYAD2
TCELL23:IMUX.IMUX15EMAC.TSTSIEMACI5
TCELL23:OUT.BEST0EMAC.EMAC1PHYTXD0
TCELL23:OUT.BEST1EMAC.EMAC1PHYTXD1
TCELL23:OUT.BEST2EMAC.EMAC1PHYTXD2
TCELL23:OUT.BEST3EMAC.EMAC1PHYTXD3
TCELL23:OUT.BEST4EMAC.EMAC1PHYTXCLK
TCELL23:OUT.BEST5EMAC.EMAC1PHYTXEN
TCELL23:OUT.BEST6EMAC.EMAC1PHYTXER
TCELL23:OUT.BEST7EMAC.DCRHOSTDONEIR
TCELL23:OUT.SEC0PPC.DSOCMBRAMABUS12
TCELL23:OUT.SEC1PPC.DSOCMBRAMABUS13
TCELL23:OUT.SEC2PPC.DSOCMBRAMABUS14
TCELL23:OUT.SEC3PPC.DSOCMBRAMABUS15
TCELL23:OUT.SEC4EMAC.EMAC1PHYMGTTXRESET
TCELL23:OUT.HALF.BOT0PPC.TSTC405DSOCMABUSO0
TCELL23:OUT.HALF.BOT1PPC.TSTC405DSOCMABUSO1
TCELL23:OUT.HALF.BOT2PPC.TSTC405DSOCMABUSO2
TCELL23:OUT.HALF.BOT3PPC.TSTC405DSOCMABUSO3
TCELL23:OUT.HALF.BOT4PPC.TSTC405DSOCMWRDBUSO0
TCELL23:OUT.HALF.BOT5PPC.TSTC405DSOCMWRDBUSO1
TCELL23:OUT.HALF.BOT6PPC.TSTC405DSOCMWRDBUSO2
TCELL23:OUT.HALF.BOT7PPC.TSTC405DSOCMWRDBUSO3
TCELL23:OUT.HALF.TOP0PPC.TSTC405DSOCMABUSO0
TCELL23:OUT.HALF.TOP1PPC.TSTC405DSOCMABUSO1
TCELL23:OUT.HALF.TOP2PPC.TSTC405DSOCMABUSO2
TCELL23:OUT.HALF.TOP3PPC.TSTC405DSOCMABUSO3
TCELL23:OUT.HALF.TOP4PPC.TSTC405DSOCMWRDBUSO0
TCELL23:OUT.HALF.TOP5PPC.TSTC405DSOCMWRDBUSO1
TCELL23:OUT.HALF.TOP6PPC.TSTC405DSOCMWRDBUSO2
TCELL23:OUT.HALF.TOP7PPC.TSTC405DSOCMWRDBUSO3
TCELL24:IMUX.SR0PPC.TIEAPUUDI819
TCELL24:IMUX.SR1PPC.TIEAPUUDI818
TCELL24:IMUX.SR2PPC.TIEAPUUDI817
TCELL24:IMUX.SR3PPC.TIEAPUUDI816
TCELL24:IMUX.CE0PPC.TIEAPUUDI823
TCELL24:IMUX.CE1PPC.TIEAPUUDI822
TCELL24:IMUX.CE2PPC.TIEAPUUDI821
TCELL24:IMUX.CE3PPC.TIEAPUUDI820
TCELL24:IMUX.IMUX0PPC.PLBC405DCURDDBUS60
TCELL24:IMUX.IMUX1PPC.PLBC405DCURDDBUS61
TCELL24:IMUX.IMUX2PPC.PLBC405DCURDDBUS62
TCELL24:IMUX.IMUX3PPC.PLBC405DCURDDBUS63
TCELL24:IMUX.IMUX4PPC.PLBC405ICURDDBUS60
TCELL24:IMUX.IMUX5PPC.PLBC405ICURDDBUS61
TCELL24:IMUX.IMUX6PPC.PLBC405ICURDDBUS62
TCELL24:IMUX.IMUX7PPC.PLBC405ICURDDBUS63
TCELL24:IMUX.IMUX8PPC.TRCC405TRACEDISABLE
TCELL24:IMUX.IMUX9PPC.TRCC405TRIGGEREVENTIN
TCELL24:IMUX.IMUX10PPC.TSTC405APUWBBYTEENI0
TCELL24:IMUX.IMUX11PPC.TSTC405APUWBBYTEENI1
TCELL24:IMUX.IMUX12PPC.TSTC405APUWBBYTEENI2
TCELL24:IMUX.IMUX13PPC.TSTC405APUWBBYTEENI3
TCELL24:IMUX.IMUX14PPC.TSTC405ISOCMREQPENDINGI
TCELL24:IMUX.IMUX15PPC.TSTC405ISOCMICUREADYI
TCELL24:IMUX.IMUX16PPC.TSTC405ISOCMXLTVALIDI
TCELL24:IMUX.IMUX17PPC.TSTC405ISOCMABORTI
TCELL24:OUT.BEST0PPC.C405PLBDCUWRDBUS60
TCELL24:OUT.BEST1PPC.C405PLBDCUWRDBUS61
TCELL24:OUT.BEST2PPC.C405PLBDCUWRDBUS62
TCELL24:OUT.BEST3PPC.C405PLBDCUWRDBUS63
TCELL24:OUT.BEST4PPC.C405TRCTRIGGEREVENTTYPE0
TCELL24:OUT.BEST5PPC.C405TRCTRIGGEREVENTTYPE1
TCELL24:OUT.BEST6PPC.C405TRCTRIGGEREVENTTYPE2
TCELL24:OUT.BEST7PPC.C405TRCTRIGGEREVENTTYPE3
TCELL24:OUT.SEC0PPC.C405TRCTRIGGEREVENTTYPE4
TCELL24:OUT.SEC1PPC.C405TRCTRIGGEREVENTTYPE5
TCELL24:OUT.SEC2PPC.C405TRCTRIGGEREVENTTYPE6
TCELL24:OUT.SEC3PPC.C405TRCTRIGGEREVENTTYPE7
TCELL24:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO24
TCELL24:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO25
TCELL24:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO26
TCELL24:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO27
TCELL24:OUT.HALF.BOT4PPC.TSTISOCMC405READDATAOUTO28
TCELL24:OUT.HALF.BOT5PPC.TSTISOCMC405READDATAOUTO29
TCELL24:OUT.HALF.BOT6PPC.TSTISOCMC405READDATAOUTO30
TCELL24:OUT.HALF.BOT7PPC.TSTISOCMC405READDATAOUTO31
TCELL24:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO24
TCELL24:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO25
TCELL24:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO26
TCELL24:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO27
TCELL24:OUT.HALF.TOP4PPC.TSTISOCMC405READDATAOUTO28
TCELL24:OUT.HALF.TOP5PPC.TSTISOCMC405READDATAOUTO29
TCELL24:OUT.HALF.TOP6PPC.TSTISOCMC405READDATAOUTO30
TCELL24:OUT.HALF.TOP7PPC.TSTISOCMC405READDATAOUTO31
TCELL25:IMUX.SR0PPC.TIEAPUUDI811
TCELL25:IMUX.SR1PPC.TIEAPUUDI810
TCELL25:IMUX.SR2PPC.TIEAPUUDI89
TCELL25:IMUX.SR3PPC.TIEAPUUDI88
TCELL25:IMUX.CE0PPC.TIEAPUUDI815
TCELL25:IMUX.CE1PPC.TIEAPUUDI814
TCELL25:IMUX.CE2PPC.TIEAPUUDI813
TCELL25:IMUX.CE3PPC.TIEAPUUDI812
TCELL25:IMUX.IMUX0PPC.PLBC405DCURDDBUS56
TCELL25:IMUX.IMUX1PPC.PLBC405DCURDDBUS57
TCELL25:IMUX.IMUX2PPC.PLBC405DCURDDBUS58
TCELL25:IMUX.IMUX3PPC.PLBC405DCURDDBUS59
TCELL25:IMUX.IMUX4PPC.PLBC405ICURDDBUS56
TCELL25:IMUX.IMUX5PPC.PLBC405ICURDDBUS57
TCELL25:IMUX.IMUX6PPC.PLBC405ICURDDBUS58
TCELL25:IMUX.IMUX7PPC.PLBC405ICURDDBUS59
TCELL25:IMUX.IMUX8PPC.TSTC405APUEXERBDATAI24
TCELL25:IMUX.IMUX9PPC.TSTC405APUEXERBDATAI25
TCELL25:IMUX.IMUX10PPC.TSTC405APUEXERBDATAI26
TCELL25:IMUX.IMUX11PPC.TSTC405APUEXERBDATAI27
TCELL25:IMUX.IMUX12PPC.TSTC405APUEXERBDATAI28
TCELL25:IMUX.IMUX13PPC.TSTC405APUEXERBDATAI29
TCELL25:IMUX.IMUX14PPC.TSTC405APUEXERBDATAI30
TCELL25:IMUX.IMUX15PPC.TSTC405APUEXERBDATAI31
TCELL25:IMUX.IMUX16PPC.TSTC405APUEXELOADDBUSI28
TCELL25:IMUX.IMUX17PPC.TSTC405APUEXELOADDBUSI29
TCELL25:IMUX.IMUX18PPC.TSTC405APUEXELOADDBUSI30
TCELL25:IMUX.IMUX19PPC.TSTC405APUEXELOADDBUSI31
TCELL25:OUT.BEST0PPC.C405PLBDCUWRDBUS56
TCELL25:OUT.BEST1PPC.C405PLBDCUWRDBUS57
TCELL25:OUT.BEST2PPC.C405PLBDCUWRDBUS58
TCELL25:OUT.BEST3PPC.C405PLBDCUWRDBUS59
TCELL25:OUT.BEST4PPC.C405TRCTRIGGEREVENTTYPE8
TCELL25:OUT.BEST5PPC.C405TRCTRIGGEREVENTTYPE9
TCELL25:OUT.BEST6PPC.C405TRCTRIGGEREVENTTYPE10
TCELL25:OUT.BEST7PPC.C405TRCTRIGGEREVENTOUT
TCELL25:OUT.SEC0PPC.C405TRCTRACESTATUS0
TCELL25:OUT.SEC1PPC.C405TRCTRACESTATUS1
TCELL25:OUT.SEC2PPC.C405TRCTRACESTATUS2
TCELL25:OUT.SEC3PPC.C405TRCTRACESTATUS3
TCELL25:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO16
TCELL25:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO17
TCELL25:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO18
TCELL25:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO19
TCELL25:OUT.HALF.BOT4PPC.TSTISOCMC405READDATAOUTO20
TCELL25:OUT.HALF.BOT5PPC.TSTISOCMC405READDATAOUTO21
TCELL25:OUT.HALF.BOT6PPC.TSTISOCMC405READDATAOUTO22
TCELL25:OUT.HALF.BOT7PPC.TSTISOCMC405READDATAOUTO23
TCELL25:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO16
TCELL25:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO17
TCELL25:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO18
TCELL25:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO19
TCELL25:OUT.HALF.TOP4PPC.TSTISOCMC405READDATAOUTO20
TCELL25:OUT.HALF.TOP5PPC.TSTISOCMC405READDATAOUTO21
TCELL25:OUT.HALF.TOP6PPC.TSTISOCMC405READDATAOUTO22
TCELL25:OUT.HALF.TOP7PPC.TSTISOCMC405READDATAOUTO23
TCELL26:IMUX.SR0PPC.TIEAPUUDI83
TCELL26:IMUX.SR1PPC.TIEAPUUDI82
TCELL26:IMUX.SR2PPC.TIEAPUUDI81
TCELL26:IMUX.SR3PPC.TIEAPUUDI80
TCELL26:IMUX.CE0PPC.TIEAPUUDI87
TCELL26:IMUX.CE1PPC.TIEAPUUDI86
TCELL26:IMUX.CE2PPC.TIEAPUUDI85
TCELL26:IMUX.CE3PPC.TIEAPUUDI84
TCELL26:IMUX.IMUX0PPC.PLBC405DCURDDBUS52
TCELL26:IMUX.IMUX1PPC.PLBC405DCURDDBUS53
TCELL26:IMUX.IMUX2PPC.PLBC405DCURDDBUS54
TCELL26:IMUX.IMUX3PPC.PLBC405DCURDDBUS55
TCELL26:IMUX.IMUX4PPC.PLBC405ICURDDBUS52
TCELL26:IMUX.IMUX5PPC.PLBC405ICURDDBUS53
TCELL26:IMUX.IMUX6PPC.PLBC405ICURDDBUS54
TCELL26:IMUX.IMUX7PPC.PLBC405ICURDDBUS55
TCELL26:IMUX.IMUX8PPC.TSTC405APUEXELOADDBUSI20
TCELL26:IMUX.IMUX9PPC.TSTC405APUEXELOADDBUSI21
TCELL26:IMUX.IMUX10PPC.TSTC405APUEXELOADDBUSI22
TCELL26:IMUX.IMUX11PPC.TSTC405APUEXELOADDBUSI23
TCELL26:IMUX.IMUX12PPC.TSTC405APUEXELOADDBUSI24
TCELL26:IMUX.IMUX13PPC.TSTC405APUEXELOADDBUSI25
TCELL26:IMUX.IMUX14PPC.TSTC405APUEXELOADDBUSI26
TCELL26:IMUX.IMUX15PPC.TSTC405APUEXELOADDBUSI27
TCELL26:IMUX.IMUX16PPC.TSTC405APUEXERBDATAI20
TCELL26:IMUX.IMUX17PPC.TSTC405APUEXERBDATAI21
TCELL26:IMUX.IMUX18PPC.TSTC405APUEXERBDATAI22
TCELL26:IMUX.IMUX19PPC.TSTC405APUEXERBDATAI23
TCELL26:OUT.BEST0PPC.C405PLBDCUWRDBUS52
TCELL26:OUT.BEST1PPC.C405PLBDCUWRDBUS53
TCELL26:OUT.BEST2PPC.C405PLBDCUWRDBUS54
TCELL26:OUT.BEST3PPC.C405PLBDCUWRDBUS55
TCELL26:OUT.BEST4PPC.C405PLBDCUBE4
TCELL26:OUT.BEST5PPC.C405PLBDCUBE5
TCELL26:OUT.BEST6PPC.C405PLBDCUBE6
TCELL26:OUT.BEST7PPC.C405PLBDCUBE7
TCELL26:OUT.SEC0PPC.C405PLBICUSIZE2
TCELL26:OUT.SEC1PPC.C405PLBICUSIZE3
TCELL26:OUT.SEC2PPC.C405PLBICUU0ATTR
TCELL26:OUT.SEC3PPC.C405TRCCYCLE
TCELL26:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO8
TCELL26:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO9
TCELL26:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO10
TCELL26:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO11
TCELL26:OUT.HALF.BOT4PPC.TSTISOCMC405READDATAOUTO12
TCELL26:OUT.HALF.BOT5PPC.TSTISOCMC405READDATAOUTO13
TCELL26:OUT.HALF.BOT6PPC.TSTISOCMC405READDATAOUTO14
TCELL26:OUT.HALF.BOT7PPC.TSTISOCMC405READDATAOUTO15
TCELL26:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO8
TCELL26:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO9
TCELL26:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO10
TCELL26:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO11
TCELL26:OUT.HALF.TOP4PPC.TSTISOCMC405READDATAOUTO12
TCELL26:OUT.HALF.TOP5PPC.TSTISOCMC405READDATAOUTO13
TCELL26:OUT.HALF.TOP6PPC.TSTISOCMC405READDATAOUTO14
TCELL26:OUT.HALF.TOP7PPC.TSTISOCMC405READDATAOUTO15
TCELL27:IMUX.SR0PPC.TIEAPUUDI719
TCELL27:IMUX.SR1PPC.TIEAPUUDI718
TCELL27:IMUX.SR2PPC.TIEAPUUDI717
TCELL27:IMUX.SR3PPC.TIEAPUUDI716
TCELL27:IMUX.CE0PPC.TIEAPUUDI723
TCELL27:IMUX.CE1PPC.TIEAPUUDI722
TCELL27:IMUX.CE2PPC.TIEAPUUDI721
TCELL27:IMUX.CE3PPC.TIEAPUUDI720
TCELL27:IMUX.IMUX0PPC.PLBC405DCURDDBUS48
TCELL27:IMUX.IMUX1PPC.PLBC405DCURDDBUS49
TCELL27:IMUX.IMUX2PPC.PLBC405DCURDDBUS50
TCELL27:IMUX.IMUX3PPC.PLBC405DCURDDBUS51
TCELL27:IMUX.IMUX4PPC.PLBC405ICURDDBUS48
TCELL27:IMUX.IMUX5PPC.PLBC405ICURDDBUS49
TCELL27:IMUX.IMUX6PPC.PLBC405ICURDDBUS50
TCELL27:IMUX.IMUX7PPC.PLBC405ICURDDBUS51
TCELL27:IMUX.IMUX8PPC.TSTC405DCRABUSI0
TCELL27:IMUX.IMUX9PPC.TSTC405DCRABUSI1
TCELL27:IMUX.IMUX10PPC.TSTC405DCRABUSI2
TCELL27:IMUX.IMUX11PPC.TSTC405DCRABUSI3
TCELL27:IMUX.IMUX12PPC.TSTC405APUEXELOADDBUSI16
TCELL27:IMUX.IMUX13PPC.TSTC405APUEXELOADDBUSI17
TCELL27:IMUX.IMUX14PPC.TSTC405APUEXELOADDBUSI18
TCELL27:IMUX.IMUX15PPC.TSTC405APUEXELOADDBUSI19
TCELL27:IMUX.IMUX16PPC.TSTC405APUEXERBDATAI16
TCELL27:IMUX.IMUX17PPC.TSTC405APUEXERBDATAI17
TCELL27:IMUX.IMUX18PPC.TSTC405APUEXERBDATAI18
TCELL27:IMUX.IMUX19PPC.TSTC405APUEXERBDATAI19
TCELL27:OUT.BEST0PPC.C405PLBDCUWRDBUS48
TCELL27:OUT.BEST1PPC.C405PLBDCUWRDBUS49
TCELL27:OUT.BEST2PPC.C405PLBDCUWRDBUS50
TCELL27:OUT.BEST3PPC.C405PLBDCUWRDBUS51
TCELL27:OUT.BEST4PPC.C405PLBICUREQUEST
TCELL27:OUT.BEST5PPC.C405PLBICUPRIORITY0
TCELL27:OUT.BEST6PPC.C405PLBICUPRIORITY1
TCELL27:OUT.BEST7PPC.C405PLBICUABORT
TCELL27:OUT.SEC0PPC.C405PLBDCUSIZE2
TCELL27:OUT.SEC1PPC.C405PLBDCUU0ATTR
TCELL27:OUT.SEC2PPC.C405PLBDCUCACHEABLE
TCELL27:OUT.SEC3PPC.C405PLBICUCACHEABLE
TCELL27:OUT.HALF.BOT0PPC.TSTISOCMC405READDATAOUTO0
TCELL27:OUT.HALF.BOT1PPC.TSTISOCMC405READDATAOUTO1
TCELL27:OUT.HALF.BOT2PPC.TSTISOCMC405READDATAOUTO2
TCELL27:OUT.HALF.BOT3PPC.TSTISOCMC405READDATAOUTO3
TCELL27:OUT.HALF.BOT4PPC.TSTISOCMC405READDATAOUTO4
TCELL27:OUT.HALF.BOT5PPC.TSTISOCMC405READDATAOUTO5
TCELL27:OUT.HALF.BOT6PPC.TSTISOCMC405READDATAOUTO6
TCELL27:OUT.HALF.BOT7PPC.TSTISOCMC405READDATAOUTO7
TCELL27:OUT.HALF.TOP0PPC.TSTISOCMC405READDATAOUTO0
TCELL27:OUT.HALF.TOP1PPC.TSTISOCMC405READDATAOUTO1
TCELL27:OUT.HALF.TOP2PPC.TSTISOCMC405READDATAOUTO2
TCELL27:OUT.HALF.TOP3PPC.TSTISOCMC405READDATAOUTO3
TCELL27:OUT.HALF.TOP4PPC.TSTISOCMC405READDATAOUTO4
TCELL27:OUT.HALF.TOP5PPC.TSTISOCMC405READDATAOUTO5
TCELL27:OUT.HALF.TOP6PPC.TSTISOCMC405READDATAOUTO6
TCELL27:OUT.HALF.TOP7PPC.TSTISOCMC405READDATAOUTO7
TCELL28:IMUX.SR0PPC.TIEAPUUDI711
TCELL28:IMUX.SR1PPC.TIEAPUUDI710
TCELL28:IMUX.SR2PPC.TIEAPUUDI79
TCELL28:IMUX.SR3PPC.TIEAPUUDI78
TCELL28:IMUX.CE0PPC.TIEAPUUDI715
TCELL28:IMUX.CE1PPC.TIEAPUUDI714
TCELL28:IMUX.CE2PPC.TIEAPUUDI713
TCELL28:IMUX.CE3PPC.TIEAPUUDI712
TCELL28:IMUX.IMUX0PPC.PLBC405DCURDDBUS44
TCELL28:IMUX.IMUX1PPC.PLBC405DCURDDBUS45
TCELL28:IMUX.IMUX2PPC.PLBC405DCURDDBUS46
TCELL28:IMUX.IMUX3PPC.PLBC405DCURDDBUS47
TCELL28:IMUX.IMUX4PPC.PLBC405ICURDDBUS44
TCELL28:IMUX.IMUX5PPC.PLBC405ICURDDBUS45
TCELL28:IMUX.IMUX6PPC.PLBC405ICURDDBUS46
TCELL28:IMUX.IMUX7PPC.PLBC405ICURDDBUS47
TCELL28:IMUX.IMUX8PPC.TSTC405DCRABUSI4
TCELL28:IMUX.IMUX9PPC.TSTC405DCRABUSI5
TCELL28:IMUX.IMUX10PPC.TSTC405DCRABUSI6
TCELL28:IMUX.IMUX11PPC.TSTC405DCRABUSI7
TCELL28:IMUX.IMUX12PPC.TSTC405APUEXELOADDBUSI12
TCELL28:IMUX.IMUX13PPC.TSTC405APUEXELOADDBUSI13
TCELL28:IMUX.IMUX14PPC.TSTC405APUEXELOADDBUSI14
TCELL28:IMUX.IMUX15PPC.TSTC405APUEXELOADDBUSI15
TCELL28:IMUX.IMUX16PPC.TSTC405APUEXERBDATAI12
TCELL28:IMUX.IMUX17PPC.TSTC405APUEXERBDATAI13
TCELL28:IMUX.IMUX18PPC.TSTC405APUEXERBDATAI14
TCELL28:IMUX.IMUX19PPC.TSTC405APUEXERBDATAI15
TCELL28:OUT.BEST0PPC.C405PLBDCUWRDBUS44
TCELL28:OUT.BEST1PPC.C405PLBDCUWRDBUS45
TCELL28:OUT.BEST2PPC.C405PLBDCUWRDBUS46
TCELL28:OUT.BEST3PPC.C405PLBDCUWRDBUS47
TCELL28:OUT.BEST4PPC.C405PLBDCUABUS28
TCELL28:OUT.BEST5PPC.C405PLBDCUABUS29
TCELL28:OUT.BEST6PPC.C405PLBDCUABUS30
TCELL28:OUT.BEST7PPC.C405PLBDCUABUS31
TCELL28:OUT.SEC0PPC.C405PLBICUABUS28
TCELL28:OUT.SEC1PPC.C405PLBICUABUS29
TCELL28:OUT.SEC2PPC.TSTAPUC405EXEXEROVO
TCELL28:OUT.SEC3PPC.TSTAPUC405EXCEPTIONO
TCELL28:OUT.HALF.BOT0PPC.TSTAPUC405EXEBLOCKINGMCOO
TCELL28:OUT.HALF.BOT1PPC.TSTAPUC405EXENONBLOCKINGMCOO
TCELL28:OUT.HALF.BOT2PPC.TSTAPUC405EXEBUSYO
TCELL28:OUT.HALF.BOT3PPC.TSTAPUC405EXEXERCAO
TCELL28:OUT.HALF.BOT4PPC.TSTAPUC405DCDTRAPLEO
TCELL28:OUT.HALF.BOT5PPC.TSTAPUC405EXELDDEPENDO
TCELL28:OUT.HALF.BOT6PPC.TSTAPUC405WBLDDEPENDO
TCELL28:OUT.HALF.BOT7PPC.TSTAPUC405LWBLDDEPENDO
TCELL28:OUT.HALF.TOP0PPC.TSTAPUC405EXEBLOCKINGMCOO
TCELL28:OUT.HALF.TOP1PPC.TSTAPUC405EXENONBLOCKINGMCOO
TCELL28:OUT.HALF.TOP2PPC.TSTAPUC405EXEBUSYO
TCELL28:OUT.HALF.TOP3PPC.TSTAPUC405EXEXERCAO
TCELL28:OUT.HALF.TOP4PPC.TSTAPUC405DCDTRAPLEO
TCELL28:OUT.HALF.TOP5PPC.TSTAPUC405EXELDDEPENDO
TCELL28:OUT.HALF.TOP6PPC.TSTAPUC405WBLDDEPENDO
TCELL28:OUT.HALF.TOP7PPC.TSTAPUC405LWBLDDEPENDO
TCELL29:IMUX.SR0PPC.TIEAPUUDI73
TCELL29:IMUX.SR1PPC.TIEAPUUDI72
TCELL29:IMUX.SR2PPC.TIEAPUUDI71
TCELL29:IMUX.SR3PPC.TIEAPUUDI70
TCELL29:IMUX.CE0PPC.TIEAPUUDI77
TCELL29:IMUX.CE1PPC.TIEAPUUDI76
TCELL29:IMUX.CE2PPC.TIEAPUUDI75
TCELL29:IMUX.CE3PPC.TIEAPUUDI74
TCELL29:IMUX.IMUX0PPC.PLBC405DCURDDBUS40
TCELL29:IMUX.IMUX1PPC.PLBC405DCURDDBUS41
TCELL29:IMUX.IMUX2PPC.PLBC405DCURDDBUS42
TCELL29:IMUX.IMUX3PPC.PLBC405DCURDDBUS43
TCELL29:IMUX.IMUX4PPC.PLBC405ICURDDBUS40
TCELL29:IMUX.IMUX5PPC.PLBC405ICURDDBUS41
TCELL29:IMUX.IMUX6PPC.PLBC405ICURDDBUS42
TCELL29:IMUX.IMUX7PPC.PLBC405ICURDDBUS43
TCELL29:IMUX.IMUX8PPC.TSTC405DCRABUSI8
TCELL29:IMUX.IMUX9PPC.TSTC405DCRABUSI9
TCELL29:IMUX.IMUX10PPC.TSTC405DCRREADI
TCELL29:IMUX.IMUX11PPC.TSTC405DCRWRITEI
TCELL29:IMUX.IMUX12PPC.TSTC405APUEXELOADDBUSI8
TCELL29:IMUX.IMUX13PPC.TSTC405APUEXELOADDBUSI9
TCELL29:IMUX.IMUX14PPC.TSTC405APUEXELOADDBUSI10
TCELL29:IMUX.IMUX15PPC.TSTC405APUEXELOADDBUSI11
TCELL29:IMUX.IMUX16PPC.TSTC405APUEXERBDATAI8
TCELL29:IMUX.IMUX17PPC.TSTC405APUEXERBDATAI9
TCELL29:IMUX.IMUX18PPC.TSTC405APUEXERBDATAI10
TCELL29:IMUX.IMUX19PPC.TSTC405APUEXERBDATAI11
TCELL29:OUT.BEST0PPC.C405PLBDCUWRDBUS40
TCELL29:OUT.BEST1PPC.C405PLBDCUWRDBUS41
TCELL29:OUT.BEST2PPC.C405PLBDCUWRDBUS42
TCELL29:OUT.BEST3PPC.C405PLBDCUWRDBUS43
TCELL29:OUT.BEST4PPC.C405PLBDCUABUS24
TCELL29:OUT.BEST5PPC.C405PLBDCUABUS25
TCELL29:OUT.BEST6PPC.C405PLBDCUABUS26
TCELL29:OUT.BEST7PPC.C405PLBDCUABUS27
TCELL29:OUT.SEC0PPC.C405PLBICUABUS24
TCELL29:OUT.SEC1PPC.C405PLBICUABUS25
TCELL29:OUT.SEC2PPC.C405PLBICUABUS26
TCELL29:OUT.SEC3PPC.C405PLBICUABUS27
TCELL29:OUT.HALF.BOT0PPC.TSTAPUC405DCDLDSTWDO
TCELL29:OUT.HALF.BOT1PPC.TSTAPUC405DCDLDSTDWO
TCELL29:OUT.HALF.BOT2PPC.TSTAPUC405DCDLDSTQWO
TCELL29:OUT.HALF.BOT3PPC.TSTAPUC405DCDTRAPBEO
TCELL29:OUT.HALF.BOT4PPC.TSTAPUC405DCDCRENO
TCELL29:OUT.HALF.BOT5PPC.TSTAPUC405DCDUPDATEO
TCELL29:OUT.HALF.BOT6PPC.TSTAPUC405SLEEPREQO
TCELL29:OUT.HALF.BOT7PPC.TSTAPUC405DCDLDSTHWO
TCELL29:OUT.HALF.TOP0PPC.TSTAPUC405DCDLDSTWDO
TCELL29:OUT.HALF.TOP1PPC.TSTAPUC405DCDLDSTDWO
TCELL29:OUT.HALF.TOP2PPC.TSTAPUC405DCDLDSTQWO
TCELL29:OUT.HALF.TOP3PPC.TSTAPUC405DCDTRAPBEO
TCELL29:OUT.HALF.TOP4PPC.TSTAPUC405DCDCRENO
TCELL29:OUT.HALF.TOP5PPC.TSTAPUC405DCDUPDATEO
TCELL29:OUT.HALF.TOP6PPC.TSTAPUC405SLEEPREQO
TCELL29:OUT.HALF.TOP7PPC.TSTAPUC405DCDLDSTHWO
TCELL30:IMUX.SR0PPC.TIEAPUUDI619
TCELL30:IMUX.SR1PPC.TIEAPUUDI618
TCELL30:IMUX.SR2PPC.TIEAPUUDI617
TCELL30:IMUX.SR3PPC.TIEAPUUDI616
TCELL30:IMUX.CE0PPC.TIEAPUUDI623
TCELL30:IMUX.CE1PPC.TIEAPUUDI622
TCELL30:IMUX.CE2PPC.TIEAPUUDI621
TCELL30:IMUX.CE3PPC.TIEAPUUDI620
TCELL30:IMUX.IMUX0PPC.PLBC405DCURDDBUS36
TCELL30:IMUX.IMUX1PPC.PLBC405DCURDDBUS37
TCELL30:IMUX.IMUX2PPC.PLBC405DCURDDBUS38
TCELL30:IMUX.IMUX3PPC.PLBC405DCURDDBUS39
TCELL30:IMUX.IMUX4PPC.PLBC405ICURDDBUS36
TCELL30:IMUX.IMUX5PPC.PLBC405ICURDDBUS37
TCELL30:IMUX.IMUX6PPC.PLBC405ICURDDBUS38
TCELL30:IMUX.IMUX7PPC.PLBC405ICURDDBUS39
TCELL30:IMUX.IMUX8PPC.PLBC405ICURDWDADDR1
TCELL30:IMUX.IMUX9PPC.PLBC405ICURDWDADDR2
TCELL30:IMUX.IMUX10PPC.PLBC405ICURDWDADDR3
TCELL30:IMUX.IMUX11PPC.PLBC405ICURDDACK
TCELL30:IMUX.IMUX12PPC.TSTC405APUEXELOADDBUSI4
TCELL30:IMUX.IMUX13PPC.TSTC405APUEXELOADDBUSI5
TCELL30:IMUX.IMUX14PPC.TSTC405APUEXELOADDBUSI6
TCELL30:IMUX.IMUX15PPC.TSTC405APUEXELOADDBUSI7
TCELL30:IMUX.IMUX16PPC.TSTC405APUEXERBDATAI4
TCELL30:IMUX.IMUX17PPC.TSTC405APUEXERBDATAI5
TCELL30:IMUX.IMUX18PPC.TSTC405APUEXERBDATAI6
TCELL30:IMUX.IMUX19PPC.TSTC405APUEXERBDATAI7
TCELL30:OUT.BEST0PPC.C405PLBDCUWRDBUS36
TCELL30:OUT.BEST1PPC.C405PLBDCUWRDBUS37
TCELL30:OUT.BEST2PPC.C405PLBDCUWRDBUS38
TCELL30:OUT.BEST3PPC.C405PLBDCUWRDBUS39
TCELL30:OUT.BEST4PPC.C405PLBDCUABUS20
TCELL30:OUT.BEST5PPC.C405PLBDCUABUS21
TCELL30:OUT.BEST6PPC.C405PLBDCUABUS22
TCELL30:OUT.BEST7PPC.C405PLBDCUABUS23
TCELL30:OUT.SEC0PPC.C405PLBICUABUS20
TCELL30:OUT.SEC1PPC.C405PLBICUABUS21
TCELL30:OUT.SEC2PPC.C405PLBICUABUS22
TCELL30:OUT.SEC3PPC.C405PLBICUABUS23
TCELL30:OUT.HALF.BOT0PPC.TSTAPUC405DCDSTOREO
TCELL30:OUT.HALF.BOT1PPC.TSTAPUC405DCDXERCAENO
TCELL30:OUT.HALF.BOT2PPC.TSTAPUC405DCDXEROVENO
TCELL30:OUT.HALF.BOT3PPC.TSTAPUC405DCDPRIVOPO
TCELL30:OUT.HALF.BOT4PPC.TSTAPUC405EXECRO0
TCELL30:OUT.HALF.BOT5PPC.TSTAPUC405EXECRO1
TCELL30:OUT.HALF.BOT6PPC.TSTAPUC405EXECRO2
TCELL30:OUT.HALF.BOT7PPC.TSTAPUC405EXECRO3
TCELL30:OUT.HALF.TOP0PPC.TSTAPUC405DCDSTOREO
TCELL30:OUT.HALF.TOP1PPC.TSTAPUC405DCDXERCAENO
TCELL30:OUT.HALF.TOP2PPC.TSTAPUC405DCDXEROVENO
TCELL30:OUT.HALF.TOP3PPC.TSTAPUC405DCDPRIVOPO
TCELL30:OUT.HALF.TOP4PPC.TSTAPUC405EXECRO0
TCELL30:OUT.HALF.TOP5PPC.TSTAPUC405EXECRO1
TCELL30:OUT.HALF.TOP6PPC.TSTAPUC405EXECRO2
TCELL30:OUT.HALF.TOP7PPC.TSTAPUC405EXECRO3
TCELL31:IMUX.SR0PPC.TIEAPUUDI611
TCELL31:IMUX.SR1PPC.TIEAPUUDI610
TCELL31:IMUX.SR2PPC.TIEAPUUDI69
TCELL31:IMUX.SR3PPC.TIEAPUUDI68
TCELL31:IMUX.CE0PPC.TIEAPUUDI615
TCELL31:IMUX.CE1PPC.TIEAPUUDI614
TCELL31:IMUX.CE2PPC.TIEAPUUDI613
TCELL31:IMUX.CE3PPC.TIEAPUUDI612
TCELL31:IMUX.IMUX0PPC.PLBC405DCURDDBUS32
TCELL31:IMUX.IMUX1PPC.PLBC405DCURDDBUS33
TCELL31:IMUX.IMUX2PPC.PLBC405DCURDDBUS34
TCELL31:IMUX.IMUX3PPC.PLBC405DCURDDBUS35
TCELL31:IMUX.IMUX4PPC.PLBC405ICURDDBUS32
TCELL31:IMUX.IMUX5PPC.PLBC405ICURDDBUS33
TCELL31:IMUX.IMUX6PPC.PLBC405ICURDDBUS34
TCELL31:IMUX.IMUX7PPC.PLBC405ICURDDBUS35
TCELL31:IMUX.IMUX8PPC.PLBC405ICUADDRACK
TCELL31:IMUX.IMUX9PPC.PLBC405ICUSSIZE1
TCELL31:IMUX.IMUX10PPC.PLBC405ICUBUSY
TCELL31:IMUX.IMUX11PPC.PLBC405ICUERR
TCELL31:IMUX.IMUX12PPC.TSTC405APUEXELOADDBUSI0
TCELL31:IMUX.IMUX13PPC.TSTC405APUEXELOADDBUSI1
TCELL31:IMUX.IMUX14PPC.TSTC405APUEXELOADDBUSI2
TCELL31:IMUX.IMUX15PPC.TSTC405APUEXELOADDBUSI3
TCELL31:IMUX.IMUX16PPC.TSTC405APUEXERBDATAI0
TCELL31:IMUX.IMUX17PPC.TSTC405APUEXERBDATAI1
TCELL31:IMUX.IMUX18PPC.TSTC405APUEXERBDATAI2
TCELL31:IMUX.IMUX19PPC.TSTC405APUEXERBDATAI3
TCELL31:OUT.BEST0PPC.C405PLBDCUWRDBUS32
TCELL31:OUT.BEST1PPC.C405PLBDCUWRDBUS33
TCELL31:OUT.BEST2PPC.C405PLBDCUWRDBUS34
TCELL31:OUT.BEST3PPC.C405PLBDCUWRDBUS35
TCELL31:OUT.BEST4PPC.C405PLBDCUABUS16
TCELL31:OUT.BEST5PPC.C405PLBDCUABUS17
TCELL31:OUT.BEST6PPC.C405PLBDCUABUS18
TCELL31:OUT.BEST7PPC.C405PLBDCUABUS19
TCELL31:OUT.SEC0PPC.C405PLBICUABUS16
TCELL31:OUT.SEC1PPC.C405PLBICUABUS17
TCELL31:OUT.SEC2PPC.C405PLBICUABUS18
TCELL31:OUT.SEC3PPC.C405PLBICUABUS19
TCELL31:OUT.HALF.BOT0PPC.TSTAPUC405DCDGPRWRITEO
TCELL31:OUT.HALF.BOT1PPC.TSTAPUC405DCDRAENO
TCELL31:OUT.HALF.BOT2PPC.TSTAPUC405DCDRBENO
TCELL31:OUT.HALF.BOT3PPC.TSTAPUC405DCDLOADO
TCELL31:OUT.HALF.BOT4PPC.TSTAPUC405EXECRFIELDO0
TCELL31:OUT.HALF.BOT5PPC.TSTAPUC405EXECRFIELDO1
TCELL31:OUT.HALF.BOT6PPC.TSTAPUC405EXECRFIELDO2
TCELL31:OUT.HALF.BOT7PPC.TSTAPUC405DCDFPUOPO
TCELL31:OUT.HALF.TOP0PPC.TSTAPUC405DCDGPRWRITEO
TCELL31:OUT.HALF.TOP1PPC.TSTAPUC405DCDRAENO
TCELL31:OUT.HALF.TOP2PPC.TSTAPUC405DCDRBENO
TCELL31:OUT.HALF.TOP3PPC.TSTAPUC405DCDLOADO
TCELL31:OUT.HALF.TOP4PPC.TSTAPUC405EXECRFIELDO0
TCELL31:OUT.HALF.TOP5PPC.TSTAPUC405EXECRFIELDO1
TCELL31:OUT.HALF.TOP6PPC.TSTAPUC405EXECRFIELDO2
TCELL31:OUT.HALF.TOP7PPC.TSTAPUC405DCDFPUOPO
TCELL32:IMUX.SR0PPC.TIEAPUUDI63
TCELL32:IMUX.SR1PPC.TIEAPUUDI62
TCELL32:IMUX.SR2PPC.TIEAPUUDI61
TCELL32:IMUX.SR3PPC.TIEAPUUDI60
TCELL32:IMUX.CE0PPC.TIEAPUUDI67
TCELL32:IMUX.CE1PPC.TIEAPUUDI66
TCELL32:IMUX.CE2PPC.TIEAPUUDI65
TCELL32:IMUX.CE3PPC.TIEAPUUDI64
TCELL32:IMUX.IMUX0PPC.PLBC405DCURDDBUS28
TCELL32:IMUX.IMUX1PPC.PLBC405DCURDDBUS29
TCELL32:IMUX.IMUX2PPC.PLBC405DCURDDBUS30
TCELL32:IMUX.IMUX3PPC.PLBC405DCURDDBUS31
TCELL32:IMUX.IMUX4PPC.PLBC405ICURDDBUS28
TCELL32:IMUX.IMUX5PPC.PLBC405ICURDDBUS29
TCELL32:IMUX.IMUX6PPC.PLBC405ICURDDBUS30
TCELL32:IMUX.IMUX7PPC.PLBC405ICURDDBUS31
TCELL32:IMUX.IMUX8PPC.PLBC405DCUADDRACK
TCELL32:IMUX.IMUX9PPC.PLBC405DCUSSIZE1
TCELL32:IMUX.IMUX10PPC.PLBC405DCUBUSY
TCELL32:IMUX.IMUX11PPC.PLBC405DCUERR
TCELL32:IMUX.IMUX12PPC.TSTC405APUDCDINSTRUCTIONI28
TCELL32:IMUX.IMUX13PPC.TSTC405APUDCDINSTRUCTIONI29
TCELL32:IMUX.IMUX14PPC.TSTC405APUDCDINSTRUCTIONI30
TCELL32:IMUX.IMUX15PPC.TSTC405APUDCDINSTRUCTIONI31
TCELL32:IMUX.IMUX16PPC.TSTC405APUEXERADATAI28
TCELL32:IMUX.IMUX17PPC.TSTC405APUEXERADATAI29
TCELL32:IMUX.IMUX18PPC.TSTC405APUEXERADATAI30
TCELL32:IMUX.IMUX19PPC.TSTC405APUEXERADATAI31
TCELL32:OUT.BEST0PPC.C405PLBDCUWRDBUS28
TCELL32:OUT.BEST1PPC.C405PLBDCUWRDBUS29
TCELL32:OUT.BEST2PPC.C405PLBDCUWRDBUS30
TCELL32:OUT.BEST3PPC.C405PLBDCUWRDBUS31
TCELL32:OUT.BEST4PPC.C405PLBDCUABUS12
TCELL32:OUT.BEST5PPC.C405PLBDCUABUS13
TCELL32:OUT.BEST6PPC.C405PLBDCUABUS14
TCELL32:OUT.BEST7PPC.C405PLBDCUABUS15
TCELL32:OUT.SEC0PPC.C405PLBICUABUS12
TCELL32:OUT.SEC1PPC.C405PLBICUABUS13
TCELL32:OUT.SEC2PPC.C405PLBICUABUS14
TCELL32:OUT.SEC3PPC.C405PLBICUABUS15
TCELL32:OUT.HALF.BOT0PPC.TSTAPUC405EXERESULTO24
TCELL32:OUT.HALF.BOT1PPC.TSTAPUC405EXERESULTO25
TCELL32:OUT.HALF.BOT2PPC.TSTAPUC405EXERESULTO26
TCELL32:OUT.HALF.BOT3PPC.TSTAPUC405EXERESULTO27
TCELL32:OUT.HALF.BOT4PPC.TSTAPUC405EXERESULTO28
TCELL32:OUT.HALF.BOT5PPC.TSTAPUC405EXERESULTO29
TCELL32:OUT.HALF.BOT6PPC.TSTAPUC405EXERESULTO30
TCELL32:OUT.HALF.BOT7PPC.TSTAPUC405EXERESULTO31
TCELL32:OUT.HALF.TOP0PPC.TSTAPUC405EXERESULTO24
TCELL32:OUT.HALF.TOP1PPC.TSTAPUC405EXERESULTO25
TCELL32:OUT.HALF.TOP2PPC.TSTAPUC405EXERESULTO26
TCELL32:OUT.HALF.TOP3PPC.TSTAPUC405EXERESULTO27
TCELL32:OUT.HALF.TOP4PPC.TSTAPUC405EXERESULTO28
TCELL32:OUT.HALF.TOP5PPC.TSTAPUC405EXERESULTO29
TCELL32:OUT.HALF.TOP6PPC.TSTAPUC405EXERESULTO30
TCELL32:OUT.HALF.TOP7PPC.TSTAPUC405EXERESULTO31
TCELL33:IMUX.SR0PPC.TIEAPUUDI519
TCELL33:IMUX.SR1PPC.TIEAPUUDI518
TCELL33:IMUX.SR2PPC.TIEAPUUDI517
TCELL33:IMUX.SR3PPC.TIEAPUUDI516
TCELL33:IMUX.CE0PPC.TIEAPUUDI523
TCELL33:IMUX.CE1PPC.TIEAPUUDI522
TCELL33:IMUX.CE2PPC.TIEAPUUDI521
TCELL33:IMUX.CE3PPC.TIEAPUUDI520
TCELL33:IMUX.IMUX0PPC.PLBC405DCURDDBUS24
TCELL33:IMUX.IMUX1PPC.PLBC405DCURDDBUS25
TCELL33:IMUX.IMUX2PPC.PLBC405DCURDDBUS26
TCELL33:IMUX.IMUX3PPC.PLBC405DCURDDBUS27
TCELL33:IMUX.IMUX4PPC.PLBC405ICURDDBUS24
TCELL33:IMUX.IMUX5PPC.PLBC405ICURDDBUS25
TCELL33:IMUX.IMUX6PPC.PLBC405ICURDDBUS26
TCELL33:IMUX.IMUX7PPC.PLBC405ICURDDBUS27
TCELL33:IMUX.IMUX8PPC.PLBC405DCURDWDADDR1
TCELL33:IMUX.IMUX9PPC.PLBC405DCURDWDADDR2
TCELL33:IMUX.IMUX10PPC.PLBC405DCURDWDADDR3
TCELL33:IMUX.IMUX11PPC.PLBC405DCURDDACK
TCELL33:IMUX.IMUX12PPC.TSTC405APUDCDINSTRUCTIONI24
TCELL33:IMUX.IMUX13PPC.TSTC405APUDCDINSTRUCTIONI25
TCELL33:IMUX.IMUX14PPC.TSTC405APUDCDINSTRUCTIONI26
TCELL33:IMUX.IMUX15PPC.TSTC405APUDCDINSTRUCTIONI27
TCELL33:IMUX.IMUX16PPC.TSTC405APUEXERADATAI24
TCELL33:IMUX.IMUX17PPC.TSTC405APUEXERADATAI25
TCELL33:IMUX.IMUX18PPC.TSTC405APUEXERADATAI26
TCELL33:IMUX.IMUX19PPC.TSTC405APUEXERADATAI27
TCELL33:OUT.BEST0PPC.C405PLBDCUWRDBUS24
TCELL33:OUT.BEST1PPC.C405PLBDCUWRDBUS25
TCELL33:OUT.BEST2PPC.C405PLBDCUWRDBUS26
TCELL33:OUT.BEST3PPC.C405PLBDCUWRDBUS27
TCELL33:OUT.BEST4PPC.C405PLBDCUABUS8
TCELL33:OUT.BEST5PPC.C405PLBDCUABUS9
TCELL33:OUT.BEST6PPC.C405PLBDCUABUS10
TCELL33:OUT.BEST7PPC.C405PLBDCUABUS11
TCELL33:OUT.SEC0PPC.C405PLBICUABUS8
TCELL33:OUT.SEC1PPC.C405PLBICUABUS9
TCELL33:OUT.SEC2PPC.C405PLBICUABUS10
TCELL33:OUT.SEC3PPC.C405PLBICUABUS11
TCELL33:OUT.HALF.BOT0PPC.TSTAPUC405EXERESULTO16
TCELL33:OUT.HALF.BOT1PPC.TSTAPUC405EXERESULTO17
TCELL33:OUT.HALF.BOT2PPC.TSTAPUC405EXERESULTO18
TCELL33:OUT.HALF.BOT3PPC.TSTAPUC405EXERESULTO19
TCELL33:OUT.HALF.BOT4PPC.TSTAPUC405EXERESULTO20
TCELL33:OUT.HALF.BOT5PPC.TSTAPUC405EXERESULTO21
TCELL33:OUT.HALF.BOT6PPC.TSTAPUC405EXERESULTO22
TCELL33:OUT.HALF.BOT7PPC.TSTAPUC405EXERESULTO23
TCELL33:OUT.HALF.TOP0PPC.TSTAPUC405EXERESULTO16
TCELL33:OUT.HALF.TOP1PPC.TSTAPUC405EXERESULTO17
TCELL33:OUT.HALF.TOP2PPC.TSTAPUC405EXERESULTO18
TCELL33:OUT.HALF.TOP3PPC.TSTAPUC405EXERESULTO19
TCELL33:OUT.HALF.TOP4PPC.TSTAPUC405EXERESULTO20
TCELL33:OUT.HALF.TOP5PPC.TSTAPUC405EXERESULTO21
TCELL33:OUT.HALF.TOP6PPC.TSTAPUC405EXERESULTO22
TCELL33:OUT.HALF.TOP7PPC.TSTAPUC405EXERESULTO23
TCELL34:IMUX.SR0PPC.TIEAPUUDI511
TCELL34:IMUX.SR1PPC.TIEAPUUDI510
TCELL34:IMUX.SR2PPC.TIEAPUUDI59
TCELL34:IMUX.SR3PPC.TIEAPUUDI58
TCELL34:IMUX.CE0PPC.TIEAPUUDI515
TCELL34:IMUX.CE1PPC.TIEAPUUDI514
TCELL34:IMUX.CE2PPC.TIEAPUUDI513
TCELL34:IMUX.CE3PPC.TIEAPUUDI512
TCELL34:IMUX.IMUX0PPC.PLBC405DCURDDBUS20
TCELL34:IMUX.IMUX1PPC.PLBC405DCURDDBUS21
TCELL34:IMUX.IMUX2PPC.PLBC405DCURDDBUS22
TCELL34:IMUX.IMUX3PPC.PLBC405DCURDDBUS23
TCELL34:IMUX.IMUX4PPC.PLBC405ICURDDBUS20
TCELL34:IMUX.IMUX5PPC.PLBC405ICURDDBUS21
TCELL34:IMUX.IMUX6PPC.PLBC405ICURDDBUS22
TCELL34:IMUX.IMUX7PPC.PLBC405ICURDDBUS23
TCELL34:IMUX.IMUX8PPC.PLBC405DCUWRDACK
TCELL34:IMUX.IMUX9PPC.TSTC405APUDCDINSTRUCTIONI20
TCELL34:IMUX.IMUX10PPC.TSTC405APUDCDINSTRUCTIONI21
TCELL34:IMUX.IMUX11PPC.TSTC405APUDCDINSTRUCTIONI22
TCELL34:IMUX.IMUX12PPC.TSTC405APUDCDINSTRUCTIONI23
TCELL34:IMUX.IMUX13PPC.TSTC405APUEXERADATAI20
TCELL34:IMUX.IMUX14PPC.TSTC405APUEXERADATAI21
TCELL34:IMUX.IMUX15PPC.TSTC405APUEXERADATAI22
TCELL34:IMUX.IMUX16PPC.TSTC405APUEXERADATAI23
TCELL34:OUT.BEST0PPC.C405PLBDCUWRDBUS20
TCELL34:OUT.BEST1PPC.C405PLBDCUWRDBUS21
TCELL34:OUT.BEST2PPC.C405PLBDCUWRDBUS22
TCELL34:OUT.BEST3PPC.C405PLBDCUWRDBUS23
TCELL34:OUT.BEST4PPC.C405PLBDCUABUS4
TCELL34:OUT.BEST5PPC.C405PLBDCUABUS5
TCELL34:OUT.BEST6PPC.C405PLBDCUABUS6
TCELL34:OUT.BEST7PPC.C405PLBDCUABUS7
TCELL34:OUT.SEC0PPC.C405PLBICUABUS4
TCELL34:OUT.SEC1PPC.C405PLBICUABUS5
TCELL34:OUT.SEC2PPC.C405PLBICUABUS6
TCELL34:OUT.SEC3PPC.C405PLBICUABUS7
TCELL34:OUT.HALF.BOT0PPC.TSTAPUC405EXERESULTO8
TCELL34:OUT.HALF.BOT1PPC.TSTAPUC405EXERESULTO9
TCELL34:OUT.HALF.BOT2PPC.TSTAPUC405EXERESULTO10
TCELL34:OUT.HALF.BOT3PPC.TSTAPUC405EXERESULTO11
TCELL34:OUT.HALF.BOT4PPC.TSTAPUC405EXERESULTO12
TCELL34:OUT.HALF.BOT5PPC.TSTAPUC405EXERESULTO13
TCELL34:OUT.HALF.BOT6PPC.TSTAPUC405EXERESULTO14
TCELL34:OUT.HALF.BOT7PPC.TSTAPUC405EXERESULTO15
TCELL34:OUT.HALF.TOP0PPC.TSTAPUC405EXERESULTO8
TCELL34:OUT.HALF.TOP1PPC.TSTAPUC405EXERESULTO9
TCELL34:OUT.HALF.TOP2PPC.TSTAPUC405EXERESULTO10
TCELL34:OUT.HALF.TOP3PPC.TSTAPUC405EXERESULTO11
TCELL34:OUT.HALF.TOP4PPC.TSTAPUC405EXERESULTO12
TCELL34:OUT.HALF.TOP5PPC.TSTAPUC405EXERESULTO13
TCELL34:OUT.HALF.TOP6PPC.TSTAPUC405EXERESULTO14
TCELL34:OUT.HALF.TOP7PPC.TSTAPUC405EXERESULTO15
TCELL35:IMUX.SR0PPC.TIEAPUUDI53
TCELL35:IMUX.SR1PPC.TIEAPUUDI52
TCELL35:IMUX.SR2PPC.TIEAPUUDI51
TCELL35:IMUX.SR3PPC.TIEAPUUDI50
TCELL35:IMUX.CE0PPC.TIEAPUUDI57
TCELL35:IMUX.CE1PPC.TIEAPUUDI56
TCELL35:IMUX.CE2PPC.TIEAPUUDI55
TCELL35:IMUX.CE3PPC.TIEAPUUDI54
TCELL35:IMUX.IMUX0PPC.PLBC405DCURDDBUS16
TCELL35:IMUX.IMUX1PPC.PLBC405DCURDDBUS17
TCELL35:IMUX.IMUX2PPC.PLBC405DCURDDBUS18
TCELL35:IMUX.IMUX3PPC.PLBC405DCURDDBUS19
TCELL35:IMUX.IMUX4PPC.PLBC405ICURDDBUS16
TCELL35:IMUX.IMUX5PPC.PLBC405ICURDDBUS17
TCELL35:IMUX.IMUX6PPC.PLBC405ICURDDBUS18
TCELL35:IMUX.IMUX7PPC.PLBC405ICURDDBUS19
TCELL35:IMUX.IMUX8PPC.TSTC405APUDCDINSTRUCTIONI16
TCELL35:IMUX.IMUX9PPC.TSTC405APUDCDINSTRUCTIONI17
TCELL35:IMUX.IMUX10PPC.TSTC405APUDCDINSTRUCTIONI18
TCELL35:IMUX.IMUX11PPC.TSTC405APUDCDINSTRUCTIONI19
TCELL35:IMUX.IMUX12PPC.TSTC405DCRDBUSOUTI28
TCELL35:IMUX.IMUX13PPC.TSTC405DCRDBUSOUTI29
TCELL35:IMUX.IMUX14PPC.TSTC405DCRDBUSOUTI30
TCELL35:IMUX.IMUX15PPC.TSTC405DCRDBUSOUTI31
TCELL35:IMUX.IMUX16PPC.TSTC405APUEXERADATAI16
TCELL35:IMUX.IMUX17PPC.TSTC405APUEXERADATAI17
TCELL35:IMUX.IMUX18PPC.TSTC405APUEXERADATAI18
TCELL35:IMUX.IMUX19PPC.TSTC405APUEXERADATAI19
TCELL35:OUT.BEST0PPC.C405PLBDCUWRDBUS16
TCELL35:OUT.BEST1PPC.C405PLBDCUWRDBUS17
TCELL35:OUT.BEST2PPC.C405PLBDCUWRDBUS18
TCELL35:OUT.BEST3PPC.C405PLBDCUWRDBUS19
TCELL35:OUT.BEST4PPC.C405PLBDCUABUS0
TCELL35:OUT.BEST5PPC.C405PLBDCUABUS1
TCELL35:OUT.BEST6PPC.C405PLBDCUABUS2
TCELL35:OUT.BEST7PPC.C405PLBDCUABUS3
TCELL35:OUT.SEC0PPC.C405PLBICUABUS0
TCELL35:OUT.SEC1PPC.C405PLBICUABUS1
TCELL35:OUT.SEC2PPC.C405PLBICUABUS2
TCELL35:OUT.SEC3PPC.C405PLBICUABUS3
TCELL35:OUT.HALF.BOT0PPC.TSTAPUC405EXERESULTO0
TCELL35:OUT.HALF.BOT1PPC.TSTAPUC405EXERESULTO1
TCELL35:OUT.HALF.BOT2PPC.TSTAPUC405EXERESULTO2
TCELL35:OUT.HALF.BOT3PPC.TSTAPUC405EXERESULTO3
TCELL35:OUT.HALF.BOT4PPC.TSTAPUC405EXERESULTO4
TCELL35:OUT.HALF.BOT5PPC.TSTAPUC405EXERESULTO5
TCELL35:OUT.HALF.BOT6PPC.TSTAPUC405EXERESULTO6
TCELL35:OUT.HALF.BOT7PPC.TSTAPUC405EXERESULTO7
TCELL35:OUT.HALF.TOP0PPC.TSTAPUC405EXERESULTO0
TCELL35:OUT.HALF.TOP1PPC.TSTAPUC405EXERESULTO1
TCELL35:OUT.HALF.TOP2PPC.TSTAPUC405EXERESULTO2
TCELL35:OUT.HALF.TOP3PPC.TSTAPUC405EXERESULTO3
TCELL35:OUT.HALF.TOP4PPC.TSTAPUC405EXERESULTO4
TCELL35:OUT.HALF.TOP5PPC.TSTAPUC405EXERESULTO5
TCELL35:OUT.HALF.TOP6PPC.TSTAPUC405EXERESULTO6
TCELL35:OUT.HALF.TOP7PPC.TSTAPUC405EXERESULTO7
TCELL36:IMUX.SR0PPC.TIEAPUUDI419
TCELL36:IMUX.SR1PPC.TIEAPUUDI418
TCELL36:IMUX.SR2PPC.TIEAPUUDI417
TCELL36:IMUX.SR3PPC.TIEAPUUDI416
TCELL36:IMUX.CE0PPC.TIEAPUUDI423
TCELL36:IMUX.CE1PPC.TIEAPUUDI422
TCELL36:IMUX.CE2PPC.TIEAPUUDI421
TCELL36:IMUX.CE3PPC.TIEAPUUDI420
TCELL36:IMUX.IMUX0PPC.PLBC405DCURDDBUS12
TCELL36:IMUX.IMUX1PPC.PLBC405DCURDDBUS13
TCELL36:IMUX.IMUX2PPC.PLBC405DCURDDBUS14
TCELL36:IMUX.IMUX3PPC.PLBC405DCURDDBUS15
TCELL36:IMUX.IMUX4PPC.PLBC405ICURDDBUS12
TCELL36:IMUX.IMUX5PPC.PLBC405ICURDDBUS13
TCELL36:IMUX.IMUX6PPC.PLBC405ICURDDBUS14
TCELL36:IMUX.IMUX7PPC.PLBC405ICURDDBUS15
TCELL36:IMUX.IMUX8PPC.TSTC405APUDCDINSTRUCTIONI12
TCELL36:IMUX.IMUX9PPC.TSTC405APUDCDINSTRUCTIONI13
TCELL36:IMUX.IMUX10PPC.TSTC405APUDCDINSTRUCTIONI14
TCELL36:IMUX.IMUX11PPC.TSTC405APUDCDINSTRUCTIONI15
TCELL36:IMUX.IMUX12PPC.TSTC405DCRDBUSOUTI24
TCELL36:IMUX.IMUX13PPC.TSTC405DCRDBUSOUTI25
TCELL36:IMUX.IMUX14PPC.TSTC405DCRDBUSOUTI26
TCELL36:IMUX.IMUX15PPC.TSTC405DCRDBUSOUTI27
TCELL36:IMUX.IMUX16PPC.TSTC405APUEXERADATAI12
TCELL36:IMUX.IMUX17PPC.TSTC405APUEXERADATAI13
TCELL36:IMUX.IMUX18PPC.TSTC405APUEXERADATAI14
TCELL36:IMUX.IMUX19PPC.TSTC405APUEXERADATAI15
TCELL36:OUT.BEST0PPC.C405PLBDCUWRDBUS12
TCELL36:OUT.BEST1PPC.C405PLBDCUWRDBUS13
TCELL36:OUT.BEST2PPC.C405PLBDCUWRDBUS14
TCELL36:OUT.BEST3PPC.C405PLBDCUWRDBUS15
TCELL36:OUT.BEST4PPC.C405PLBDCUBE0
TCELL36:OUT.BEST5PPC.C405PLBDCUBE1
TCELL36:OUT.BEST6PPC.C405PLBDCUBE2
TCELL36:OUT.BEST7PPC.C405PLBDCUBE3
TCELL36:OUT.SEC0PPC.TSTC405APUWBENDIANO
TCELL36:OUT.SEC1PPC.TSTC405APUEXELOADDVALIDO
TCELL36:OUT.SEC2PPC.TSTC405APUEXEFLUSHO
TCELL36:OUT.SEC3PPC.C405CPMCLOCKFB
TCELL36:OUT.HALF.BOT0PPC.TSTAPUC405FPUEXCEPTIONO
TCELL36:OUT.HALF.BOT1PPC.TSTAPUC405DCDVALIDOPO
TCELL36:OUT.HALF.BOT2PPC.TSTAPUC405APUDIVENO
TCELL36:OUT.HALF.BOT3PPC.TSTAPUC405APUPRESENTO
TCELL36:OUT.HALF.BOT4PPC.TSTAPUC405DCDAPUOPO
TCELL36:OUT.HALF.BOT5PPC.TSTAPUC405DCDFORCEALIGNO
TCELL36:OUT.HALF.BOT6PPC.TSTAPUC405DCDFORCEBESTEERINGO
TCELL36:OUT.HALF.BOT7PPC.TSTAPUC405DCDLDSTBYTEO
TCELL36:OUT.HALF.TOP0PPC.TSTAPUC405FPUEXCEPTIONO
TCELL36:OUT.HALF.TOP1PPC.TSTAPUC405DCDVALIDOPO
TCELL36:OUT.HALF.TOP2PPC.TSTAPUC405APUDIVENO
TCELL36:OUT.HALF.TOP3PPC.TSTAPUC405APUPRESENTO
TCELL36:OUT.HALF.TOP4PPC.TSTAPUC405DCDAPUOPO
TCELL36:OUT.HALF.TOP5PPC.TSTAPUC405DCDFORCEALIGNO
TCELL36:OUT.HALF.TOP6PPC.TSTAPUC405DCDFORCEBESTEERINGO
TCELL36:OUT.HALF.TOP7PPC.TSTAPUC405DCDLDSTBYTEO
TCELL37:IMUX.SR0PPC.TIEAPUUDI411
TCELL37:IMUX.SR1PPC.TIEAPUUDI410
TCELL37:IMUX.SR2PPC.TIEAPUUDI49
TCELL37:IMUX.SR3PPC.TIEAPUUDI48
TCELL37:IMUX.CE0PPC.TIEAPUUDI415
TCELL37:IMUX.CE1PPC.TIEAPUUDI414
TCELL37:IMUX.CE2PPC.TIEAPUUDI413
TCELL37:IMUX.CE3PPC.TIEAPUUDI412
TCELL37:IMUX.IMUX0PPC.PLBC405DCURDDBUS8
TCELL37:IMUX.IMUX1PPC.PLBC405DCURDDBUS9
TCELL37:IMUX.IMUX2PPC.PLBC405DCURDDBUS10
TCELL37:IMUX.IMUX3PPC.PLBC405DCURDDBUS11
TCELL37:IMUX.IMUX4PPC.PLBC405ICURDDBUS8
TCELL37:IMUX.IMUX5PPC.PLBC405ICURDDBUS9
TCELL37:IMUX.IMUX6PPC.PLBC405ICURDDBUS10
TCELL37:IMUX.IMUX7PPC.PLBC405ICURDDBUS11
TCELL37:IMUX.IMUX8PPC.TSTC405APUDCDINSTRUCTIONI4
TCELL37:IMUX.IMUX9PPC.TSTC405APUDCDINSTRUCTIONI5
TCELL37:IMUX.IMUX10PPC.TSTC405APUDCDINSTRUCTIONI6
TCELL37:IMUX.IMUX11PPC.TSTC405APUDCDINSTRUCTIONI7
TCELL37:IMUX.IMUX12PPC.TSTC405APUDCDINSTRUCTIONI8
TCELL37:IMUX.IMUX13PPC.TSTC405APUDCDINSTRUCTIONI9
TCELL37:IMUX.IMUX14PPC.TSTC405APUDCDINSTRUCTIONI10
TCELL37:IMUX.IMUX15PPC.TSTC405APUDCDINSTRUCTIONI11
TCELL37:IMUX.IMUX16PPC.TSTC405APUEXERADATAI8
TCELL37:IMUX.IMUX17PPC.TSTC405APUEXERADATAI9
TCELL37:IMUX.IMUX18PPC.TSTC405APUEXERADATAI10
TCELL37:IMUX.IMUX19PPC.TSTC405APUEXERADATAI11
TCELL37:OUT.BEST0PPC.C405PLBDCUWRDBUS8
TCELL37:OUT.BEST1PPC.C405PLBDCUWRDBUS9
TCELL37:OUT.BEST2PPC.C405PLBDCUWRDBUS10
TCELL37:OUT.BEST3PPC.C405PLBDCUWRDBUS11
TCELL37:OUT.BEST4PPC.C405PLBDCUGUARDED
TCELL37:OUT.BEST5PPC.C405PLBDCUWRITETHRU
TCELL37:OUT.BEST6PPC.C405PLBDCURNW
TCELL37:OUT.BEST7PPC.APUFCMOPERANDVALID
TCELL37:OUT.SEC0PPC.APUFCMLOADDVALID
TCELL37:OUT.SEC1PPC.APUFCMDECUDI0
TCELL37:OUT.SEC2PPC.APUFCMDECUDI1
TCELL37:OUT.SEC3PPC.APUFCMDECUDI2
TCELL37:OUT.HALF.BOT0EMAC.TSTSOEMACO4
TCELL37:OUT.HALF.BOT1EMAC.TSTSOEMACO5
TCELL37:OUT.HALF.BOT2EMAC.TSTSOEMACO6
TCELL37:OUT.HALF.BOT3PPC.TSTSOGASKETO0
TCELL37:OUT.HALF.BOT4PPC.TSTSOGASKETO1
TCELL37:OUT.HALF.BOT5PPC.TSTC405APUEXEHOLDO
TCELL37:OUT.HALF.BOT6PPC.TSTC405APUDCDHOLDO
TCELL37:OUT.HALF.BOT7PPC.TSTC405APUXERCAO
TCELL37:OUT.HALF.TOP0EMAC.TSTSOEMACO4
TCELL37:OUT.HALF.TOP1EMAC.TSTSOEMACO5
TCELL37:OUT.HALF.TOP2EMAC.TSTSOEMACO6
TCELL37:OUT.HALF.TOP3PPC.TSTSOGASKETO0
TCELL37:OUT.HALF.TOP4PPC.TSTSOGASKETO1
TCELL37:OUT.HALF.TOP5PPC.TSTC405APUEXEHOLDO
TCELL37:OUT.HALF.TOP6PPC.TSTC405APUDCDHOLDO
TCELL37:OUT.HALF.TOP7PPC.TSTC405APUXERCAO
TCELL38:IMUX.SR0PPC.TIEAPUUDI43
TCELL38:IMUX.SR1PPC.TIEAPUUDI42
TCELL38:IMUX.SR2PPC.TIEAPUUDI41
TCELL38:IMUX.SR3PPC.TIEAPUUDI40
TCELL38:IMUX.CE0PPC.TIEAPUUDI47
TCELL38:IMUX.CE1PPC.TIEAPUUDI46
TCELL38:IMUX.CE2PPC.TIEAPUUDI45
TCELL38:IMUX.CE3PPC.TIEAPUUDI44
TCELL38:IMUX.IMUX0PPC.PLBC405ICURDDBUS4
TCELL38:IMUX.IMUX1PPC.PLBC405ICURDDBUS5
TCELL38:IMUX.IMUX2PPC.PLBC405ICURDDBUS6
TCELL38:IMUX.IMUX3PPC.PLBC405ICURDDBUS7
TCELL38:IMUX.IMUX4PPC.FCMAPUDECODEBUSY
TCELL38:IMUX.IMUX5PPC.TSTC405APUEXERADATAI0
TCELL38:IMUX.IMUX6PPC.TSTC405APUEXERADATAI1
TCELL38:IMUX.IMUX7PPC.TSTC405APUEXERADATAI2
TCELL38:IMUX.IMUX8PPC.TSTC405APUEXERADATAI3
TCELL38:IMUX.IMUX9PPC.TSTC405APUEXERADATAI4
TCELL38:IMUX.IMUX10PPC.TSTC405APUEXERADATAI5
TCELL38:IMUX.IMUX11PPC.TSTC405APUEXERADATAI6
TCELL38:IMUX.IMUX12PPC.TSTC405APUEXERADATAI7
TCELL38:IMUX.IMUX13PPC.TSTC405APUDCDINSTRUCTIONI0
TCELL38:IMUX.IMUX14PPC.TSTC405APUDCDINSTRUCTIONI1
TCELL38:IMUX.IMUX15PPC.TSTC405APUDCDINSTRUCTIONI2
TCELL38:IMUX.IMUX16PPC.TSTC405APUDCDINSTRUCTIONI3
TCELL38:OUT.BEST0PPC.C405PLBDCUWRDBUS4
TCELL38:OUT.BEST1PPC.C405PLBDCUWRDBUS5
TCELL38:OUT.BEST2PPC.C405PLBDCUWRDBUS6
TCELL38:OUT.BEST3PPC.C405PLBDCUWRDBUS7
TCELL38:OUT.BEST4PPC.APUFCMFLUSH
TCELL38:OUT.BEST5PPC.APUFCMWRITEBACKOK
TCELL38:OUT.BEST6PPC.APUFCMENDIAN
TCELL38:OUT.BEST7PPC.APUFCMXERCA
TCELL38:OUT.SEC0PPC.DSOCMBUSY
TCELL38:OUT.SEC1PPC.APUFCMINSTRVALID
TCELL38:OUT.SEC2PPC.APUFCMDECODED
TCELL38:OUT.SEC3PPC.APUFCMDECUDIVALID
TCELL38:OUT.HALF.BOT0PPC.TSTC405APUEXERADATAO28
TCELL38:OUT.HALF.BOT1PPC.TSTC405APUEXERADATAO29
TCELL38:OUT.HALF.BOT2PPC.TSTC405APUEXERADATAO30
TCELL38:OUT.HALF.BOT3PPC.TSTC405APUEXERADATAO31
TCELL38:OUT.HALF.BOT4PPC.TSTC405APUDCDINSTRUCTIONO28
TCELL38:OUT.HALF.BOT5PPC.TSTC405APUDCDINSTRUCTIONO29
TCELL38:OUT.HALF.BOT6PPC.TSTC405APUDCDINSTRUCTIONO30
TCELL38:OUT.HALF.BOT7PPC.TSTC405APUDCDINSTRUCTIONO31
TCELL38:OUT.HALF.TOP0PPC.TSTC405APUEXERADATAO28
TCELL38:OUT.HALF.TOP1PPC.TSTC405APUEXERADATAO29
TCELL38:OUT.HALF.TOP2PPC.TSTC405APUEXERADATAO30
TCELL38:OUT.HALF.TOP3PPC.TSTC405APUEXERADATAO31
TCELL38:OUT.HALF.TOP4PPC.TSTC405APUDCDINSTRUCTIONO28
TCELL38:OUT.HALF.TOP5PPC.TSTC405APUDCDINSTRUCTIONO29
TCELL38:OUT.HALF.TOP6PPC.TSTC405APUDCDINSTRUCTIONO30
TCELL38:OUT.HALF.TOP7PPC.TSTC405APUDCDINSTRUCTIONO31
TCELL39:IMUX.SR0PPC.TIEAPUUDI319
TCELL39:IMUX.SR1PPC.TIEAPUUDI318
TCELL39:IMUX.SR2PPC.TIEAPUUDI317
TCELL39:IMUX.SR3PPC.TIEAPUUDI316
TCELL39:IMUX.CE0PPC.TIEAPUUDI323
TCELL39:IMUX.CE1PPC.TIEAPUUDI322
TCELL39:IMUX.CE2PPC.TIEAPUUDI321
TCELL39:IMUX.CE3PPC.TIEAPUUDI320
TCELL39:IMUX.IMUX0PPC.PLBC405DCURDDBUS4
TCELL39:IMUX.IMUX1PPC.PLBC405DCURDDBUS5
TCELL39:IMUX.IMUX2PPC.PLBC405DCURDDBUS6
TCELL39:IMUX.IMUX3PPC.PLBC405DCURDDBUS7
TCELL39:IMUX.IMUX4PPC.FCMAPUEXCEPTION
TCELL39:IMUX.IMUX5PPC.FCMAPUXERCA
TCELL39:IMUX.IMUX6PPC.FCMAPUXEROV
TCELL39:IMUX.IMUX7PPC.FCMAPUSLEEPNOTREADY
TCELL39:IMUX.IMUX8PPC.TSTC405DSOCMABUSI28
TCELL39:IMUX.IMUX9PPC.TSTC405DSOCMABUSI29
TCELL39:IMUX.IMUX10PPC.TSTC405DSOCMBYTEENI0
TCELL39:IMUX.IMUX11PPC.TSTC405DSOCMBYTEENI1
TCELL39:IMUX.IMUX12PPC.TSTC405DSOCMBYTEENI2
TCELL39:IMUX.IMUX13PPC.TSTC405DSOCMBYTEENI3
TCELL39:IMUX.IMUX14PPC.TSTC405DSOCMABORTREQI
TCELL39:IMUX.IMUX15PPC.TSTC405DSOCMABORTOPI
TCELL39:IMUX.IMUX16PPC.TSTC405DSOCMWRDBUSI28
TCELL39:IMUX.IMUX17PPC.TSTC405DSOCMWRDBUSI29
TCELL39:IMUX.IMUX18PPC.TSTC405DSOCMWRDBUSI30
TCELL39:IMUX.IMUX19PPC.TSTC405DSOCMWRDBUSI31
TCELL39:OUT.BEST0PPC.C405PLBDCUWRDBUS0
TCELL39:OUT.BEST1PPC.C405PLBDCUWRDBUS1
TCELL39:OUT.BEST2PPC.C405PLBDCUWRDBUS2
TCELL39:OUT.BEST3PPC.C405PLBDCUWRDBUS3
TCELL39:OUT.BEST4PPC.C405PLBDCUREQUEST
TCELL39:OUT.BEST5PPC.C405PLBDCUPRIORITY0
TCELL39:OUT.BEST6PPC.C405PLBDCUPRIORITY1
TCELL39:OUT.BEST7PPC.C405PLBDCUABORT
TCELL39:OUT.SEC0PPC.APUFCMLOADBYTEEN0
TCELL39:OUT.SEC1PPC.APUFCMLOADBYTEEN1
TCELL39:OUT.SEC2PPC.APUFCMLOADBYTEEN2
TCELL39:OUT.SEC3PPC.APUFCMLOADBYTEEN3
TCELL39:OUT.HALF.BOT0PPC.TSTDSOCMC405COMPLETEO
TCELL39:OUT.HALF.BOT1PPC.TSTDSOCMC405DISOPERANDFWDO
TCELL39:OUT.HALF.BOT2PPC.TSTDSOCMC405HOLDO
TCELL39:OUT.HALF.BOT3PPC.TSTDCRC405ACKO
TCELL39:OUT.HALF.BOT4PPC.TSTRESETCOREO
TCELL39:OUT.HALF.BOT5PPC.TSTRESETCHIPO
TCELL39:OUT.HALF.BOT6PPC.TSTRESETSYSO
TCELL39:OUT.HALF.BOT7PPC.TSTTRSTNEGO
TCELL39:OUT.HALF.TOP0PPC.TSTDSOCMC405COMPLETEO
TCELL39:OUT.HALF.TOP1PPC.TSTDSOCMC405DISOPERANDFWDO
TCELL39:OUT.HALF.TOP2PPC.TSTDSOCMC405HOLDO
TCELL39:OUT.HALF.TOP3PPC.TSTDCRC405ACKO
TCELL39:OUT.HALF.TOP4PPC.TSTRESETCOREO
TCELL39:OUT.HALF.TOP5PPC.TSTRESETCHIPO
TCELL39:OUT.HALF.TOP6PPC.TSTRESETSYSO
TCELL39:OUT.HALF.TOP7PPC.TSTTRSTNEGO
TCELL40:IMUX.SR0PPC.TIEAPUUDI311
TCELL40:IMUX.SR1PPC.TIEAPUUDI310
TCELL40:IMUX.SR2PPC.TIEAPUUDI39
TCELL40:IMUX.SR3PPC.TIEAPUUDI38
TCELL40:IMUX.CE0PPC.TIEAPUUDI315
TCELL40:IMUX.CE1PPC.TIEAPUUDI314
TCELL40:IMUX.CE2PPC.TIEAPUUDI313
TCELL40:IMUX.CE3PPC.TIEAPUUDI312
TCELL40:IMUX.IMUX0PPC.FCMAPURESULT28
TCELL40:IMUX.IMUX1PPC.FCMAPURESULT29
TCELL40:IMUX.IMUX2PPC.FCMAPURESULT30
TCELL40:IMUX.IMUX3PPC.FCMAPURESULT31
TCELL40:IMUX.IMUX4PPC.FCMAPUCR0
TCELL40:IMUX.IMUX5PPC.FCMAPUCR1
TCELL40:IMUX.IMUX6PPC.FCMAPUCR2
TCELL40:IMUX.IMUX7PPC.FCMAPUCR3
TCELL40:IMUX.IMUX8PPC.FCMAPURESULTVALID
TCELL40:IMUX.IMUX9PPC.FCMAPUINSTRACK
TCELL40:IMUX.IMUX10PPC.FCMAPUDCDFPUOP
TCELL40:IMUX.IMUX11PPC.FCMAPUDONE
TCELL40:IMUX.IMUX12PPC.PLBC405ICURDDBUS0
TCELL40:IMUX.IMUX13PPC.PLBC405ICURDDBUS1
TCELL40:IMUX.IMUX14PPC.PLBC405ICURDDBUS2
TCELL40:IMUX.IMUX15PPC.PLBC405ICURDDBUS3
TCELL40:IMUX.IMUX16PPC.TSTC405DCRDBUSOUTI20
TCELL40:IMUX.IMUX17PPC.TSTC405DCRDBUSOUTI21
TCELL40:IMUX.IMUX18PPC.TSTC405DCRDBUSOUTI22
TCELL40:IMUX.IMUX19PPC.TSTC405DCRDBUSOUTI23
TCELL40:OUT.BEST0PPC.APUFCMRADATA28
TCELL40:OUT.BEST1PPC.APUFCMRADATA29
TCELL40:OUT.BEST2PPC.APUFCMRADATA30
TCELL40:OUT.BEST3PPC.APUFCMRADATA31
TCELL40:OUT.BEST4PPC.APUFCMRBDATA28
TCELL40:OUT.BEST5PPC.APUFCMRBDATA29
TCELL40:OUT.BEST6PPC.APUFCMRBDATA30
TCELL40:OUT.BEST7PPC.APUFCMRBDATA31
TCELL40:OUT.SEC0PPC.APUFCMLOADDATA28
TCELL40:OUT.SEC1PPC.APUFCMLOADDATA29
TCELL40:OUT.SEC2PPC.APUFCMLOADDATA30
TCELL40:OUT.SEC3PPC.APUFCMLOADDATA31
TCELL40:OUT.HALF.BOT0PPC.TSTC405APUEXELOADDBUSO24
TCELL40:OUT.HALF.BOT1PPC.TSTC405APUEXELOADDBUSO25
TCELL40:OUT.HALF.BOT2PPC.TSTC405APUEXELOADDBUSO26
TCELL40:OUT.HALF.BOT3PPC.TSTC405APUEXELOADDBUSO27
TCELL40:OUT.HALF.BOT4PPC.TSTC405APUEXELOADDBUSO28
TCELL40:OUT.HALF.BOT5PPC.TSTC405APUEXELOADDBUSO29
TCELL40:OUT.HALF.BOT6PPC.TSTC405APUEXELOADDBUSO30
TCELL40:OUT.HALF.BOT7PPC.TSTC405APUEXELOADDBUSO31
TCELL40:OUT.HALF.TOP0PPC.TSTC405APUEXELOADDBUSO24
TCELL40:OUT.HALF.TOP1PPC.TSTC405APUEXELOADDBUSO25
TCELL40:OUT.HALF.TOP2PPC.TSTC405APUEXELOADDBUSO26
TCELL40:OUT.HALF.TOP3PPC.TSTC405APUEXELOADDBUSO27
TCELL40:OUT.HALF.TOP4PPC.TSTC405APUEXELOADDBUSO28
TCELL40:OUT.HALF.TOP5PPC.TSTC405APUEXELOADDBUSO29
TCELL40:OUT.HALF.TOP6PPC.TSTC405APUEXELOADDBUSO30
TCELL40:OUT.HALF.TOP7PPC.TSTC405APUEXELOADDBUSO31
TCELL41:IMUX.SR0PPC.TIEAPUUDI33
TCELL41:IMUX.SR1PPC.TIEAPUUDI32
TCELL41:IMUX.SR2PPC.TIEAPUUDI31
TCELL41:IMUX.SR3PPC.TIEAPUUDI30
TCELL41:IMUX.CE0PPC.TIEAPUUDI37
TCELL41:IMUX.CE1PPC.TIEAPUUDI36
TCELL41:IMUX.CE2PPC.TIEAPUUDI35
TCELL41:IMUX.CE3PPC.TIEAPUUDI34
TCELL41:IMUX.IMUX0PPC.FCMAPURESULT24
TCELL41:IMUX.IMUX1PPC.FCMAPURESULT25
TCELL41:IMUX.IMUX2PPC.FCMAPURESULT26
TCELL41:IMUX.IMUX3PPC.FCMAPURESULT27
TCELL41:IMUX.IMUX4PPC.PLBC405DCURDDBUS0
TCELL41:IMUX.IMUX5PPC.PLBC405DCURDDBUS1
TCELL41:IMUX.IMUX6PPC.PLBC405DCURDDBUS2
TCELL41:IMUX.IMUX7PPC.PLBC405DCURDDBUS3
TCELL41:IMUX.IMUX8PPC.TSTC405DSOCMABUSI24
TCELL41:IMUX.IMUX9PPC.TSTC405DSOCMABUSI25
TCELL41:IMUX.IMUX10PPC.TSTC405DSOCMABUSI26
TCELL41:IMUX.IMUX11PPC.TSTC405DSOCMABUSI27
TCELL41:IMUX.IMUX12PPC.TSTC405DCRDBUSOUTI16
TCELL41:IMUX.IMUX13PPC.TSTC405DCRDBUSOUTI17
TCELL41:IMUX.IMUX14PPC.TSTC405DCRDBUSOUTI18
TCELL41:IMUX.IMUX15PPC.TSTC405DCRDBUSOUTI19
TCELL41:IMUX.IMUX16PPC.TSTC405DSOCMWRDBUSI24
TCELL41:IMUX.IMUX17PPC.TSTC405DSOCMWRDBUSI25
TCELL41:IMUX.IMUX18PPC.TSTC405DSOCMWRDBUSI26
TCELL41:IMUX.IMUX19PPC.TSTC405DSOCMWRDBUSI27
TCELL41:OUT.BEST0PPC.APUFCMRADATA24
TCELL41:OUT.BEST1PPC.APUFCMRADATA25
TCELL41:OUT.BEST2PPC.APUFCMRADATA26
TCELL41:OUT.BEST3PPC.APUFCMRADATA27
TCELL41:OUT.BEST4PPC.APUFCMRBDATA24
TCELL41:OUT.BEST5PPC.APUFCMRBDATA25
TCELL41:OUT.BEST6PPC.APUFCMRBDATA26
TCELL41:OUT.BEST7PPC.APUFCMRBDATA27
TCELL41:OUT.SEC0PPC.APUFCMLOADDATA24
TCELL41:OUT.SEC1PPC.APUFCMLOADDATA25
TCELL41:OUT.SEC2PPC.APUFCMLOADDATA26
TCELL41:OUT.SEC3PPC.APUFCMLOADDATA27
TCELL41:OUT.HALF.BOT0PPC.TSTC405APUEXELOADDBUSO16
TCELL41:OUT.HALF.BOT1PPC.TSTC405APUEXELOADDBUSO17
TCELL41:OUT.HALF.BOT2PPC.TSTC405APUEXELOADDBUSO18
TCELL41:OUT.HALF.BOT3PPC.TSTC405APUEXELOADDBUSO19
TCELL41:OUT.HALF.BOT4PPC.TSTC405APUEXELOADDBUSO20
TCELL41:OUT.HALF.BOT5PPC.TSTC405APUEXELOADDBUSO21
TCELL41:OUT.HALF.BOT6PPC.TSTC405APUEXELOADDBUSO22
TCELL41:OUT.HALF.BOT7PPC.TSTC405APUEXELOADDBUSO23
TCELL41:OUT.HALF.TOP0PPC.TSTC405APUEXELOADDBUSO16
TCELL41:OUT.HALF.TOP1PPC.TSTC405APUEXELOADDBUSO17
TCELL41:OUT.HALF.TOP2PPC.TSTC405APUEXELOADDBUSO18
TCELL41:OUT.HALF.TOP3PPC.TSTC405APUEXELOADDBUSO19
TCELL41:OUT.HALF.TOP4PPC.TSTC405APUEXELOADDBUSO20
TCELL41:OUT.HALF.TOP5PPC.TSTC405APUEXELOADDBUSO21
TCELL41:OUT.HALF.TOP6PPC.TSTC405APUEXELOADDBUSO22
TCELL41:OUT.HALF.TOP7PPC.TSTC405APUEXELOADDBUSO23
TCELL42:IMUX.SR0PPC.TIEAPUUDI219
TCELL42:IMUX.SR1PPC.TIEAPUUDI218
TCELL42:IMUX.SR2PPC.TIEAPUUDI217
TCELL42:IMUX.SR3PPC.TIEAPUUDI216
TCELL42:IMUX.CE0PPC.TIEAPUUDI223
TCELL42:IMUX.CE1PPC.TIEAPUUDI222
TCELL42:IMUX.CE2PPC.TIEAPUUDI221
TCELL42:IMUX.CE3PPC.TIEAPUUDI220
TCELL42:IMUX.IMUX0PPC.FCMAPURESULT20
TCELL42:IMUX.IMUX1PPC.FCMAPURESULT21
TCELL42:IMUX.IMUX2PPC.FCMAPURESULT22
TCELL42:IMUX.IMUX3PPC.FCMAPURESULT23
TCELL42:IMUX.IMUX4PPC.TSTAPUC405DCDFORCEALIGNI
TCELL42:IMUX.IMUX5PPC.TSTAPUC405DCDFORCEBESTEERINGI
TCELL42:IMUX.IMUX6PPC.TSTAPUC405DCDLDSTBYTEI
TCELL42:IMUX.IMUX7PPC.TSTAPUC405FPUEXCEPTIONI
TCELL42:IMUX.IMUX8PPC.TSTC405DSOCMABUSI20
TCELL42:IMUX.IMUX9PPC.TSTC405DSOCMABUSI21
TCELL42:IMUX.IMUX10PPC.TSTC405DSOCMABUSI22
TCELL42:IMUX.IMUX11PPC.TSTC405DSOCMABUSI23
TCELL42:IMUX.IMUX12PPC.TSTC405DCRDBUSOUTI12
TCELL42:IMUX.IMUX13PPC.TSTC405DCRDBUSOUTI13
TCELL42:IMUX.IMUX14PPC.TSTC405DCRDBUSOUTI14
TCELL42:IMUX.IMUX15PPC.TSTC405DCRDBUSOUTI15
TCELL42:IMUX.IMUX16PPC.TSTC405DSOCMWRDBUSI20
TCELL42:IMUX.IMUX17PPC.TSTC405DSOCMWRDBUSI21
TCELL42:IMUX.IMUX18PPC.TSTC405DSOCMWRDBUSI22
TCELL42:IMUX.IMUX19PPC.TSTC405DSOCMWRDBUSI23
TCELL42:OUT.BEST0PPC.APUFCMRADATA20
TCELL42:OUT.BEST1PPC.APUFCMRADATA21
TCELL42:OUT.BEST2PPC.APUFCMRADATA22
TCELL42:OUT.BEST3PPC.APUFCMRADATA23
TCELL42:OUT.BEST4PPC.APUFCMRBDATA20
TCELL42:OUT.BEST5PPC.APUFCMRBDATA21
TCELL42:OUT.BEST6PPC.APUFCMRBDATA22
TCELL42:OUT.BEST7PPC.APUFCMRBDATA23
TCELL42:OUT.SEC0PPC.APUFCMLOADDATA20
TCELL42:OUT.SEC1PPC.APUFCMLOADDATA21
TCELL42:OUT.SEC2PPC.APUFCMLOADDATA22
TCELL42:OUT.SEC3PPC.APUFCMLOADDATA23
TCELL42:OUT.HALF.BOT0PPC.TSTC405APUEXELOADDBUSO8
TCELL42:OUT.HALF.BOT1PPC.TSTC405APUEXELOADDBUSO9
TCELL42:OUT.HALF.BOT2PPC.TSTC405APUEXELOADDBUSO10
TCELL42:OUT.HALF.BOT3PPC.TSTC405APUEXELOADDBUSO11
TCELL42:OUT.HALF.BOT4PPC.TSTC405APUEXELOADDBUSO12
TCELL42:OUT.HALF.BOT5PPC.TSTC405APUEXELOADDBUSO13
TCELL42:OUT.HALF.BOT6PPC.TSTC405APUEXELOADDBUSO14
TCELL42:OUT.HALF.BOT7PPC.TSTC405APUEXELOADDBUSO15
TCELL42:OUT.HALF.TOP0PPC.TSTC405APUEXELOADDBUSO8
TCELL42:OUT.HALF.TOP1PPC.TSTC405APUEXELOADDBUSO9
TCELL42:OUT.HALF.TOP2PPC.TSTC405APUEXELOADDBUSO10
TCELL42:OUT.HALF.TOP3PPC.TSTC405APUEXELOADDBUSO11
TCELL42:OUT.HALF.TOP4PPC.TSTC405APUEXELOADDBUSO12
TCELL42:OUT.HALF.TOP5PPC.TSTC405APUEXELOADDBUSO13
TCELL42:OUT.HALF.TOP6PPC.TSTC405APUEXELOADDBUSO14
TCELL42:OUT.HALF.TOP7PPC.TSTC405APUEXELOADDBUSO15
TCELL43:IMUX.SR0PPC.TIEAPUUDI211
TCELL43:IMUX.SR1PPC.TIEAPUUDI210
TCELL43:IMUX.SR2PPC.TIEAPUUDI29
TCELL43:IMUX.SR3PPC.TIEAPUUDI28
TCELL43:IMUX.CE0PPC.TIEAPUUDI215
TCELL43:IMUX.CE1PPC.TIEAPUUDI214
TCELL43:IMUX.CE2PPC.TIEAPUUDI213
TCELL43:IMUX.CE3PPC.TIEAPUUDI212
TCELL43:IMUX.IMUX0PPC.FCMAPURESULT16
TCELL43:IMUX.IMUX1PPC.FCMAPURESULT17
TCELL43:IMUX.IMUX2PPC.FCMAPURESULT18
TCELL43:IMUX.IMUX3PPC.FCMAPURESULT19
TCELL43:IMUX.IMUX4PPC.TSTAPUC405DCDLDSTHWI
TCELL43:IMUX.IMUX5PPC.TSTAPUC405DCDLDSTWDI
TCELL43:IMUX.IMUX6PPC.TSTAPUC405DCDLDSTDWI
TCELL43:IMUX.IMUX7PPC.TSTAPUC405DCDLDSTQWI
TCELL43:IMUX.IMUX8PPC.TSTC405DSOCMABUSI16
TCELL43:IMUX.IMUX9PPC.TSTC405DSOCMABUSI17
TCELL43:IMUX.IMUX10PPC.TSTC405DSOCMABUSI18
TCELL43:IMUX.IMUX11PPC.TSTC405DSOCMABUSI19
TCELL43:IMUX.IMUX12PPC.TSTC405DSOCMLOADREQI
TCELL43:IMUX.IMUX13PPC.TSTC405DSOCMSTOREREQI
TCELL43:IMUX.IMUX14PPC.TSTC405DSOCMWAITI
TCELL43:IMUX.IMUX15PPC.TSTC405DSOCMXLTVALIDI
TCELL43:IMUX.IMUX16PPC.TSTC405DSOCMWRDBUSI16
TCELL43:IMUX.IMUX17PPC.TSTC405DSOCMWRDBUSI17
TCELL43:IMUX.IMUX18PPC.TSTC405DSOCMWRDBUSI18
TCELL43:IMUX.IMUX19PPC.TSTC405DSOCMWRDBUSI19
TCELL43:OUT.BEST0PPC.APUFCMRADATA16
TCELL43:OUT.BEST1PPC.APUFCMRADATA17
TCELL43:OUT.BEST2PPC.APUFCMRADATA18
TCELL43:OUT.BEST3PPC.APUFCMRADATA19
TCELL43:OUT.BEST4PPC.APUFCMRBDATA16
TCELL43:OUT.BEST5PPC.APUFCMRBDATA17
TCELL43:OUT.BEST6PPC.APUFCMRBDATA18
TCELL43:OUT.BEST7PPC.APUFCMRBDATA19
TCELL43:OUT.SEC0PPC.APUFCMLOADDATA16
TCELL43:OUT.SEC1PPC.APUFCMLOADDATA17
TCELL43:OUT.SEC2PPC.APUFCMLOADDATA18
TCELL43:OUT.SEC3PPC.APUFCMLOADDATA19
TCELL43:OUT.HALF.BOT0PPC.TSTC405APUEXELOADDBUSO0
TCELL43:OUT.HALF.BOT1PPC.TSTC405APUEXELOADDBUSO1
TCELL43:OUT.HALF.BOT2PPC.TSTC405APUEXELOADDBUSO2
TCELL43:OUT.HALF.BOT3PPC.TSTC405APUEXELOADDBUSO3
TCELL43:OUT.HALF.BOT4PPC.TSTC405APUEXELOADDBUSO4
TCELL43:OUT.HALF.BOT5PPC.TSTC405APUEXELOADDBUSO5
TCELL43:OUT.HALF.BOT6PPC.TSTC405APUEXELOADDBUSO6
TCELL43:OUT.HALF.BOT7PPC.TSTC405APUEXELOADDBUSO7
TCELL43:OUT.HALF.TOP0PPC.TSTC405APUEXELOADDBUSO0
TCELL43:OUT.HALF.TOP1PPC.TSTC405APUEXELOADDBUSO1
TCELL43:OUT.HALF.TOP2PPC.TSTC405APUEXELOADDBUSO2
TCELL43:OUT.HALF.TOP3PPC.TSTC405APUEXELOADDBUSO3
TCELL43:OUT.HALF.TOP4PPC.TSTC405APUEXELOADDBUSO4
TCELL43:OUT.HALF.TOP5PPC.TSTC405APUEXELOADDBUSO5
TCELL43:OUT.HALF.TOP6PPC.TSTC405APUEXELOADDBUSO6
TCELL43:OUT.HALF.TOP7PPC.TSTC405APUEXELOADDBUSO7
TCELL44:IMUX.SR0PPC.TIEAPUUDI23
TCELL44:IMUX.SR1PPC.TIEAPUUDI22
TCELL44:IMUX.SR2PPC.TIEAPUUDI21
TCELL44:IMUX.SR3PPC.TIEAPUUDI20
TCELL44:IMUX.CE0PPC.TIEAPUUDI27
TCELL44:IMUX.CE1PPC.TIEAPUUDI26
TCELL44:IMUX.CE2PPC.TIEAPUUDI25
TCELL44:IMUX.CE3PPC.TIEAPUUDI24
TCELL44:IMUX.IMUX0PPC.FCMAPURESULT12
TCELL44:IMUX.IMUX1PPC.FCMAPURESULT13
TCELL44:IMUX.IMUX2PPC.FCMAPURESULT14
TCELL44:IMUX.IMUX3PPC.FCMAPURESULT15
TCELL44:IMUX.IMUX4PPC.FCMAPUDCDFORCEALIGN
TCELL44:IMUX.IMUX5PPC.TSTC405APUXERCAI
TCELL44:IMUX.IMUX6PPC.TSTAPUC405APUDIVENI
TCELL44:IMUX.IMUX7PPC.TSTAPUC405APUPRESENTI
TCELL44:IMUX.IMUX8PPC.TSTAPUC405DCDVALIDOPI
TCELL44:IMUX.IMUX9PPC.TSTAPUC405DCDAPUOPI
TCELL44:IMUX.IMUX10PPC.TSTAPUC405EXEXERCAI
TCELL44:IMUX.IMUX11PPC.TSTAPUC405EXEXEROVI
TCELL44:IMUX.IMUX12PPC.TSTC405DCRDBUSOUTI8
TCELL44:IMUX.IMUX13PPC.TSTC405DCRDBUSOUTI9
TCELL44:IMUX.IMUX14PPC.TSTC405DCRDBUSOUTI10
TCELL44:IMUX.IMUX15PPC.TSTC405DCRDBUSOUTI11
TCELL44:IMUX.IMUX16PPC.TSTC405DSOCMWRDBUSI12
TCELL44:IMUX.IMUX17PPC.TSTC405DSOCMWRDBUSI13
TCELL44:IMUX.IMUX18PPC.TSTC405DSOCMWRDBUSI14
TCELL44:IMUX.IMUX19PPC.TSTC405DSOCMWRDBUSI15
TCELL44:OUT.BEST0PPC.APUFCMRADATA12
TCELL44:OUT.BEST1PPC.APUFCMRADATA13
TCELL44:OUT.BEST2PPC.APUFCMRADATA14
TCELL44:OUT.BEST3PPC.APUFCMRADATA15
TCELL44:OUT.BEST4PPC.APUFCMRBDATA12
TCELL44:OUT.BEST5PPC.APUFCMRBDATA13
TCELL44:OUT.BEST6PPC.APUFCMRBDATA14
TCELL44:OUT.BEST7PPC.APUFCMRBDATA15
TCELL44:OUT.SEC0PPC.APUFCMLOADDATA12
TCELL44:OUT.SEC1PPC.APUFCMLOADDATA13
TCELL44:OUT.SEC2PPC.APUFCMLOADDATA14
TCELL44:OUT.SEC3PPC.APUFCMLOADDATA15
TCELL44:OUT.HALF.BOT0PPC.TSTC405APUEXERBDATAO24
TCELL44:OUT.HALF.BOT1PPC.TSTC405APUEXERBDATAO25
TCELL44:OUT.HALF.BOT2PPC.TSTC405APUEXERBDATAO26
TCELL44:OUT.HALF.BOT3PPC.TSTC405APUEXERBDATAO27
TCELL44:OUT.HALF.BOT4PPC.TSTC405APUEXERBDATAO28
TCELL44:OUT.HALF.BOT5PPC.TSTC405APUEXERBDATAO29
TCELL44:OUT.HALF.BOT6PPC.TSTC405APUEXERBDATAO30
TCELL44:OUT.HALF.BOT7PPC.TSTC405APUEXERBDATAO31
TCELL44:OUT.HALF.TOP0PPC.TSTC405APUEXERBDATAO24
TCELL44:OUT.HALF.TOP1PPC.TSTC405APUEXERBDATAO25
TCELL44:OUT.HALF.TOP2PPC.TSTC405APUEXERBDATAO26
TCELL44:OUT.HALF.TOP3PPC.TSTC405APUEXERBDATAO27
TCELL44:OUT.HALF.TOP4PPC.TSTC405APUEXERBDATAO28
TCELL44:OUT.HALF.TOP5PPC.TSTC405APUEXERBDATAO29
TCELL44:OUT.HALF.TOP6PPC.TSTC405APUEXERBDATAO30
TCELL44:OUT.HALF.TOP7PPC.TSTC405APUEXERBDATAO31
TCELL45:IMUX.SR0PPC.TIEAPUUDI119
TCELL45:IMUX.SR1PPC.TIEAPUUDI118
TCELL45:IMUX.SR2PPC.TIEAPUUDI117
TCELL45:IMUX.SR3PPC.TIEAPUUDI116
TCELL45:IMUX.CE0PPC.TIEAPUUDI123
TCELL45:IMUX.CE1PPC.TIEAPUUDI122
TCELL45:IMUX.CE2PPC.TIEAPUUDI121
TCELL45:IMUX.CE3PPC.TIEAPUUDI120
TCELL45:IMUX.IMUX0PPC.FCMAPURESULT8
TCELL45:IMUX.IMUX1PPC.FCMAPURESULT9
TCELL45:IMUX.IMUX2PPC.FCMAPURESULT10
TCELL45:IMUX.IMUX3PPC.FCMAPURESULT11
TCELL45:IMUX.IMUX4PPC.TSTAPUC405EXCEPTIONI
TCELL45:IMUX.IMUX5PPC.TSTAPUC405EXEBLOCKINGMCOI
TCELL45:IMUX.IMUX6PPC.TSTAPUC405EXENONBLOCKINGMCOI
TCELL45:IMUX.IMUX7PPC.TSTAPUC405EXEBUSYI
TCELL45:IMUX.IMUX8PPC.TSTC405APUDCDFULLI
TCELL45:IMUX.IMUX9PPC.TSTC405APUDCDHOLDI
TCELL45:IMUX.IMUX10PPC.TSTC405APUEXEFLUSHI
TCELL45:IMUX.IMUX11PPC.TSTC405APUEXEHOLDI
TCELL45:IMUX.IMUX12PPC.TSTC405DCRDBUSOUTI4
TCELL45:IMUX.IMUX13PPC.TSTC405DCRDBUSOUTI5
TCELL45:IMUX.IMUX14PPC.TSTC405DCRDBUSOUTI6
TCELL45:IMUX.IMUX15PPC.TSTC405DCRDBUSOUTI7
TCELL45:IMUX.IMUX16PPC.TSTC405DSOCMWRDBUSI8
TCELL45:IMUX.IMUX17PPC.TSTC405DSOCMWRDBUSI9
TCELL45:IMUX.IMUX18PPC.TSTC405DSOCMWRDBUSI10
TCELL45:IMUX.IMUX19PPC.TSTC405DSOCMWRDBUSI11
TCELL45:OUT.BEST0PPC.APUFCMRADATA8
TCELL45:OUT.BEST1PPC.APUFCMRADATA9
TCELL45:OUT.BEST2PPC.APUFCMRADATA10
TCELL45:OUT.BEST3PPC.APUFCMRADATA11
TCELL45:OUT.BEST4PPC.APUFCMRBDATA8
TCELL45:OUT.BEST5PPC.APUFCMRBDATA9
TCELL45:OUT.BEST6PPC.APUFCMRBDATA10
TCELL45:OUT.BEST7PPC.APUFCMRBDATA11
TCELL45:OUT.SEC0PPC.APUFCMLOADDATA8
TCELL45:OUT.SEC1PPC.APUFCMLOADDATA9
TCELL45:OUT.SEC2PPC.APUFCMLOADDATA10
TCELL45:OUT.SEC3PPC.APUFCMLOADDATA11
TCELL45:OUT.HALF.BOT0PPC.TSTC405APUEXERBDATAO16
TCELL45:OUT.HALF.BOT1PPC.TSTC405APUEXERBDATAO17
TCELL45:OUT.HALF.BOT2PPC.TSTC405APUEXERBDATAO18
TCELL45:OUT.HALF.BOT3PPC.TSTC405APUEXERBDATAO19
TCELL45:OUT.HALF.BOT4PPC.TSTC405APUEXERBDATAO20
TCELL45:OUT.HALF.BOT5PPC.TSTC405APUEXERBDATAO21
TCELL45:OUT.HALF.BOT6PPC.TSTC405APUEXERBDATAO22
TCELL45:OUT.HALF.BOT7PPC.TSTC405APUEXERBDATAO23
TCELL45:OUT.HALF.TOP0PPC.TSTC405APUEXERBDATAO16
TCELL45:OUT.HALF.TOP1PPC.TSTC405APUEXERBDATAO17
TCELL45:OUT.HALF.TOP2PPC.TSTC405APUEXERBDATAO18
TCELL45:OUT.HALF.TOP3PPC.TSTC405APUEXERBDATAO19
TCELL45:OUT.HALF.TOP4PPC.TSTC405APUEXERBDATAO20
TCELL45:OUT.HALF.TOP5PPC.TSTC405APUEXERBDATAO21
TCELL45:OUT.HALF.TOP6PPC.TSTC405APUEXERBDATAO22
TCELL45:OUT.HALF.TOP7PPC.TSTC405APUEXERBDATAO23
TCELL46:IMUX.SR0PPC.TIEAPUUDI111
TCELL46:IMUX.SR1PPC.TIEAPUUDI110
TCELL46:IMUX.SR2PPC.TIEAPUUDI19
TCELL46:IMUX.SR3PPC.TIEAPUUDI18
TCELL46:IMUX.CE0PPC.TIEAPUUDI115
TCELL46:IMUX.CE1PPC.TIEAPUUDI114
TCELL46:IMUX.CE2PPC.TIEAPUUDI113
TCELL46:IMUX.CE3PPC.TIEAPUUDI112
TCELL46:IMUX.IMUX0PPC.FCMAPURESULT4
TCELL46:IMUX.IMUX1PPC.FCMAPURESULT5
TCELL46:IMUX.IMUX2PPC.FCMAPURESULT6
TCELL46:IMUX.IMUX3PPC.FCMAPURESULT7
TCELL46:IMUX.IMUX4PPC.TSTAPUC405SLEEPREQI
TCELL46:IMUX.IMUX5PPC.TSTAPUC405EXELDDEPENDI
TCELL46:IMUX.IMUX6PPC.TSTAPUC405WBLDDEPENDI
TCELL46:IMUX.IMUX7PPC.TSTAPUC405LWBLDDEPENDI
TCELL46:IMUX.IMUX8PPC.TSTC405APUEXELOADDVALIDI
TCELL46:IMUX.IMUX9PPC.TSTC405APUWBENDIANI
TCELL46:IMUX.IMUX10PPC.TSTC405APUWBFLUSHI
TCELL46:IMUX.IMUX11PPC.TSTC405APUWBHOLDI
TCELL46:IMUX.IMUX12PPC.TSTC405DCRDBUSOUTI0
TCELL46:IMUX.IMUX13PPC.TSTC405DCRDBUSOUTI1
TCELL46:IMUX.IMUX14PPC.TSTC405DCRDBUSOUTI2
TCELL46:IMUX.IMUX15PPC.TSTC405DCRDBUSOUTI3
TCELL46:IMUX.IMUX16PPC.TSTC405DSOCMWRDBUSI4
TCELL46:IMUX.IMUX17PPC.TSTC405DSOCMWRDBUSI5
TCELL46:IMUX.IMUX18PPC.TSTC405DSOCMWRDBUSI6
TCELL46:IMUX.IMUX19PPC.TSTC405DSOCMWRDBUSI7
TCELL46:OUT.BEST0PPC.APUFCMRADATA4
TCELL46:OUT.BEST1PPC.APUFCMRADATA5
TCELL46:OUT.BEST2PPC.APUFCMRADATA6
TCELL46:OUT.BEST3PPC.APUFCMRADATA7
TCELL46:OUT.BEST4PPC.APUFCMRBDATA4
TCELL46:OUT.BEST5PPC.APUFCMRBDATA5
TCELL46:OUT.BEST6PPC.APUFCMRBDATA6
TCELL46:OUT.BEST7PPC.APUFCMRBDATA7
TCELL46:OUT.SEC0PPC.APUFCMLOADDATA4
TCELL46:OUT.SEC1PPC.APUFCMLOADDATA5
TCELL46:OUT.SEC2PPC.APUFCMLOADDATA6
TCELL46:OUT.SEC3PPC.APUFCMLOADDATA7
TCELL46:OUT.HALF.BOT0PPC.TSTC405APUEXERBDATAO8
TCELL46:OUT.HALF.BOT1PPC.TSTC405APUEXERBDATAO9
TCELL46:OUT.HALF.BOT2PPC.TSTC405APUEXERBDATAO10
TCELL46:OUT.HALF.BOT3PPC.TSTC405APUEXERBDATAO11
TCELL46:OUT.HALF.BOT4PPC.TSTC405APUEXERBDATAO12
TCELL46:OUT.HALF.BOT5PPC.TSTC405APUEXERBDATAO13
TCELL46:OUT.HALF.BOT6PPC.TSTC405APUEXERBDATAO14
TCELL46:OUT.HALF.BOT7PPC.TSTC405APUEXERBDATAO15
TCELL46:OUT.HALF.TOP0PPC.TSTC405APUEXERBDATAO8
TCELL46:OUT.HALF.TOP1PPC.TSTC405APUEXERBDATAO9
TCELL46:OUT.HALF.TOP2PPC.TSTC405APUEXERBDATAO10
TCELL46:OUT.HALF.TOP3PPC.TSTC405APUEXERBDATAO11
TCELL46:OUT.HALF.TOP4PPC.TSTC405APUEXERBDATAO12
TCELL46:OUT.HALF.TOP5PPC.TSTC405APUEXERBDATAO13
TCELL46:OUT.HALF.TOP6PPC.TSTC405APUEXERBDATAO14
TCELL46:OUT.HALF.TOP7PPC.TSTC405APUEXERBDATAO15
TCELL47:IMUX.SR0PPC.TIEAPUUDI13
TCELL47:IMUX.SR1PPC.TIEAPUUDI12
TCELL47:IMUX.SR2PPC.TIEAPUUDI11
TCELL47:IMUX.SR3PPC.TIEAPUUDI10
TCELL47:IMUX.CE0PPC.TIEAPUUDI17
TCELL47:IMUX.CE1PPC.TIEAPUUDI16
TCELL47:IMUX.CE2PPC.TIEAPUUDI15
TCELL47:IMUX.CE3PPC.TIEAPUUDI14
TCELL47:IMUX.IMUX0PPC.FCMAPURESULT0
TCELL47:IMUX.IMUX1PPC.FCMAPURESULT1
TCELL47:IMUX.IMUX2PPC.FCMAPURESULT2
TCELL47:IMUX.IMUX3PPC.FCMAPURESULT3
TCELL47:IMUX.IMUX4PPC.FCMAPUDCDXERCAEN
TCELL47:IMUX.IMUX5PPC.FCMAPUDCDXEROVEN
TCELL47:IMUX.IMUX6PPC.FCMAPUDCDPRIVOP
TCELL47:IMUX.IMUX7PPC.FCMAPUDCDCREN
TCELL47:IMUX.IMUX8PPC.TSTC405APUEXEWDCNTI0
TCELL47:IMUX.IMUX9PPC.TSTC405APUEXEWDCNTI1
TCELL47:IMUX.IMUX10PPC.TSTC405APUMSRFE0I
TCELL47:IMUX.IMUX11PPC.TSTC405APUMSRFE1I
TCELL47:IMUX.IMUX12PPC.TSTC405DSOCMWRDBUSI0
TCELL47:IMUX.IMUX13PPC.TSTC405DSOCMWRDBUSI1
TCELL47:IMUX.IMUX14PPC.TSTC405DSOCMWRDBUSI2
TCELL47:IMUX.IMUX15PPC.TSTC405DSOCMWRDBUSI3
TCELL47:OUT.BEST0PPC.APUFCMRADATA0
TCELL47:OUT.BEST1PPC.APUFCMRADATA1
TCELL47:OUT.BEST2PPC.APUFCMRADATA2
TCELL47:OUT.BEST3PPC.APUFCMRADATA3
TCELL47:OUT.BEST4PPC.APUFCMRBDATA0
TCELL47:OUT.BEST5PPC.APUFCMRBDATA1
TCELL47:OUT.BEST6PPC.APUFCMRBDATA2
TCELL47:OUT.BEST7PPC.APUFCMRBDATA3
TCELL47:OUT.SEC0PPC.APUFCMLOADDATA0
TCELL47:OUT.SEC1PPC.APUFCMLOADDATA1
TCELL47:OUT.SEC2PPC.APUFCMLOADDATA2
TCELL47:OUT.SEC3PPC.APUFCMLOADDATA3
TCELL47:OUT.HALF.BOT0PPC.TSTC405APUEXERBDATAO0
TCELL47:OUT.HALF.BOT1PPC.TSTC405APUEXERBDATAO1
TCELL47:OUT.HALF.BOT2PPC.TSTC405APUEXERBDATAO2
TCELL47:OUT.HALF.BOT3PPC.TSTC405APUEXERBDATAO3
TCELL47:OUT.HALF.BOT4PPC.TSTC405APUEXERBDATAO4
TCELL47:OUT.HALF.BOT5PPC.TSTC405APUEXERBDATAO5
TCELL47:OUT.HALF.BOT6PPC.TSTC405APUEXERBDATAO6
TCELL47:OUT.HALF.BOT7PPC.TSTC405APUEXERBDATAO7
TCELL47:OUT.HALF.TOP0PPC.TSTC405APUEXERBDATAO0
TCELL47:OUT.HALF.TOP1PPC.TSTC405APUEXERBDATAO1
TCELL47:OUT.HALF.TOP2PPC.TSTC405APUEXERBDATAO2
TCELL47:OUT.HALF.TOP3PPC.TSTC405APUEXERBDATAO3
TCELL47:OUT.HALF.TOP4PPC.TSTC405APUEXERBDATAO4
TCELL47:OUT.HALF.TOP5PPC.TSTC405APUEXERBDATAO5
TCELL47:OUT.HALF.TOP6PPC.TSTC405APUEXERBDATAO6
TCELL47:OUT.HALF.TOP7PPC.TSTC405APUEXERBDATAO7
TCELL48:IMUX.SR0EMAC.TIEEMAC0CONFIGVEC24
TCELL48:IMUX.SR1EMAC.TIEEMAC0CONFIGVEC25
TCELL48:IMUX.SR2EMAC.TIEEMAC0CONFIGVEC26
TCELL48:IMUX.SR3EMAC.TIEEMAC0CONFIGVEC27
TCELL48:IMUX.CE0EMAC.TIEEMAC0CONFIGVEC20
TCELL48:IMUX.CE1EMAC.TIEEMAC0CONFIGVEC21
TCELL48:IMUX.CE2EMAC.TIEEMAC0CONFIGVEC22
TCELL48:IMUX.CE3EMAC.TIEEMAC0CONFIGVEC23
TCELL48:IMUX.IMUX0PPC.BRAMISOCMRDDBUS40
TCELL48:IMUX.IMUX1PPC.BRAMISOCMRDDBUS41
TCELL48:IMUX.IMUX2PPC.BRAMISOCMRDDBUS42
TCELL48:IMUX.IMUX3PPC.BRAMISOCMRDDBUS43
TCELL48:IMUX.IMUX4PPC.BRAMISOCMRDDBUS56
TCELL48:IMUX.IMUX5PPC.BRAMISOCMRDDBUS57
TCELL48:IMUX.IMUX6PPC.BRAMISOCMRDDBUS58
TCELL48:IMUX.IMUX7PPC.BRAMISOCMRDDBUS59
TCELL48:IMUX.IMUX8PPC.BRAMISOCMRDDBUS44
TCELL48:IMUX.IMUX9PPC.BRAMISOCMRDDBUS45
TCELL48:IMUX.IMUX10PPC.BRAMISOCMRDDBUS46
TCELL48:IMUX.IMUX11PPC.BRAMISOCMRDDBUS47
TCELL48:IMUX.IMUX12PPC.TSTISOCMC405READDATAOUTI60
TCELL48:IMUX.IMUX13PPC.TSTISOCMC405READDATAOUTI61
TCELL48:IMUX.IMUX14PPC.TSTISOCMC405READDATAOUTI62
TCELL48:IMUX.IMUX15PPC.TSTISOCMC405READDATAOUTI63
TCELL48:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI56
TCELL48:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI57
TCELL48:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI58
TCELL48:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI59
TCELL48:OUT.BEST0PPC.C405JTGCAPTUREDR
TCELL48:OUT.BEST1PPC.C405JTGEXTEST
TCELL48:OUT.BEST2PPC.C405JTGPGMOUT
TCELL48:OUT.BEST3PPC.C405TRCEVENEXECUTIONSTATUS0
TCELL48:OUT.BEST4PPC.C405TRCEVENEXECUTIONSTATUS1
TCELL48:OUT.BEST5PPC.C405TRCODDEXECUTIONSTATUS0
TCELL48:OUT.BEST6PPC.C405TRCODDEXECUTIONSTATUS1
TCELL48:OUT.BEST7PPC.ISOCMBRAMWRDBUS0
TCELL48:OUT.SEC0PPC.ISOCMBRAMWRDBUS1
TCELL48:OUT.SEC1PPC.ISOCMBRAMWRDBUS2
TCELL48:OUT.SEC2PPC.ISOCMBRAMWRDBUS3
TCELL48:OUT.SEC3PPC.ISOCMBRAMWRDBUS4
TCELL48:OUT.HALF.BOT0PPC.TSTCPUCLKENO
TCELL48:OUT.HALF.BOT1PPC.TSTCLKINACTO
TCELL48:OUT.HALF.BOT2PPC.TSTTIMERENO
TCELL48:OUT.HALF.BOT3PPC.TSTJTAGENO
TCELL48:OUT.HALF.BOT4PPC.TSTISOCMC405RDDVALIDO0
TCELL48:OUT.HALF.BOT5PPC.TSTISOCMC405RDDVALIDO1
TCELL48:OUT.HALF.BOT6PPC.TSTISOCMC405HOLDO
TCELL48:OUT.HALF.TOP0PPC.TSTCPUCLKENO
TCELL48:OUT.HALF.TOP1PPC.TSTCLKINACTO
TCELL48:OUT.HALF.TOP2PPC.TSTTIMERENO
TCELL48:OUT.HALF.TOP3PPC.TSTJTAGENO
TCELL48:OUT.HALF.TOP4PPC.TSTISOCMC405RDDVALIDO0
TCELL48:OUT.HALF.TOP5PPC.TSTISOCMC405RDDVALIDO1
TCELL48:OUT.HALF.TOP6PPC.TSTISOCMC405HOLDO
TCELL49:IMUX.SR0EMAC.TIEEMAC0CONFIGVEC32
TCELL49:IMUX.SR1EMAC.TIEEMAC0CONFIGVEC33
TCELL49:IMUX.SR2EMAC.TIEEMAC0CONFIGVEC34
TCELL49:IMUX.SR3EMAC.TIEEMAC0CONFIGVEC35
TCELL49:IMUX.CE0EMAC.TIEEMAC0CONFIGVEC28
TCELL49:IMUX.CE1EMAC.TIEEMAC0CONFIGVEC29
TCELL49:IMUX.CE2EMAC.TIEEMAC0CONFIGVEC30
TCELL49:IMUX.CE3EMAC.TIEEMAC0CONFIGVEC31
TCELL49:IMUX.IMUX0PPC.BRAMISOCMRDDBUS36
TCELL49:IMUX.IMUX1PPC.BRAMISOCMRDDBUS37
TCELL49:IMUX.IMUX2PPC.BRAMISOCMRDDBUS38
TCELL49:IMUX.IMUX3PPC.BRAMISOCMRDDBUS39
TCELL49:IMUX.IMUX4PPC.BRAMISOCMRDDBUS52
TCELL49:IMUX.IMUX5PPC.BRAMISOCMRDDBUS53
TCELL49:IMUX.IMUX6PPC.BRAMISOCMRDDBUS54
TCELL49:IMUX.IMUX7PPC.BRAMISOCMRDDBUS55
TCELL49:IMUX.IMUX8PPC.BRAMISOCMRDDBUS60
TCELL49:IMUX.IMUX9PPC.BRAMISOCMRDDBUS61
TCELL49:IMUX.IMUX10PPC.BRAMISOCMRDDBUS62
TCELL49:IMUX.IMUX11PPC.BRAMISOCMRDDBUS63
TCELL49:IMUX.IMUX12PPC.BRAMISOCMDCRRDDBUS28
TCELL49:IMUX.IMUX13PPC.BRAMISOCMDCRRDDBUS29
TCELL49:IMUX.IMUX14PPC.BRAMISOCMDCRRDDBUS30
TCELL49:IMUX.IMUX15PPC.BRAMISOCMDCRRDDBUS31
TCELL49:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI52
TCELL49:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI53
TCELL49:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI54
TCELL49:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI55
TCELL49:OUT.BEST0PPC.ISOCMBRAMWRDBUS5
TCELL49:OUT.BEST1PPC.ISOCMBRAMWRDBUS6
TCELL49:OUT.BEST2PPC.ISOCMBRAMWRDBUS7
TCELL49:OUT.BEST3PPC.ISOCMBRAMWRDBUS8
TCELL49:OUT.BEST4PPC.ISOCMBRAMWRDBUS9
TCELL49:OUT.BEST5PPC.ISOCMBRAMWRDBUS10
TCELL49:OUT.BEST6PPC.ISOCMBRAMWRDBUS11
TCELL49:OUT.BEST7PPC.ISOCMBRAMWRDBUS12
TCELL49:OUT.SEC0PPC.ISOCMBRAMWRDBUS13
TCELL49:OUT.SEC1PPC.ISOCMBRAMWRDBUS14
TCELL49:OUT.SEC2PPC.ISOCMBRAMWRDBUS15
TCELL49:OUT.SEC3PPC.ISOCMBRAMWRDBUS16
TCELL49:OUT.HALF.BOT0PPC.TSTC405ISOCMREQPENDINGO
TCELL49:OUT.HALF.BOT1PPC.TSTC405ISOCMICUREADYO
TCELL49:OUT.HALF.BOT2PPC.TSTC405ISOCMXLTVALIDO
TCELL49:OUT.HALF.BOT3PPC.TSTC405ISOCMABORTO
TCELL49:OUT.HALF.BOT4PPC.C405ISOCMCACHEABLE
TCELL49:OUT.HALF.BOT5PPC.C405ISOCMCONTEXTSYNC
TCELL49:OUT.HALF.BOT6PPC.C405ISOCMU0ATTR
TCELL49:OUT.HALF.TOP0PPC.TSTC405ISOCMREQPENDINGO
TCELL49:OUT.HALF.TOP1PPC.TSTC405ISOCMICUREADYO
TCELL49:OUT.HALF.TOP2PPC.TSTC405ISOCMXLTVALIDO
TCELL49:OUT.HALF.TOP3PPC.TSTC405ISOCMABORTO
TCELL49:OUT.HALF.TOP4PPC.C405ISOCMCACHEABLE
TCELL49:OUT.HALF.TOP5PPC.C405ISOCMCONTEXTSYNC
TCELL49:OUT.HALF.TOP6PPC.C405ISOCMU0ATTR
TCELL50:IMUX.SR0EMAC.TIEEMAC0CONFIGVEC37
TCELL50:IMUX.SR1EMAC.TIEEMAC0CONFIGVEC38
TCELL50:IMUX.SR2EMAC.TIEEMAC0CONFIGVEC39
TCELL50:IMUX.SR3EMAC.TIEEMAC0CONFIGVEC40
TCELL50:IMUX.CE0PPC.TIEC405DETERMINISTICMULT
TCELL50:IMUX.CE1PPC.TIEC405DISOPERANDFWD
TCELL50:IMUX.CE2PPC.TIEC405MMUEN
TCELL50:IMUX.CE3EMAC.TIEEMAC0CONFIGVEC36
TCELL50:IMUX.IMUX0PPC.BRAMISOCMRDDBUS32
TCELL50:IMUX.IMUX1PPC.BRAMISOCMRDDBUS33
TCELL50:IMUX.IMUX2PPC.BRAMISOCMRDDBUS34
TCELL50:IMUX.IMUX3PPC.BRAMISOCMRDDBUS35
TCELL50:IMUX.IMUX4PPC.BRAMISOCMRDDBUS48
TCELL50:IMUX.IMUX5PPC.BRAMISOCMRDDBUS49
TCELL50:IMUX.IMUX6PPC.BRAMISOCMRDDBUS50
TCELL50:IMUX.IMUX7PPC.BRAMISOCMRDDBUS51
TCELL50:IMUX.IMUX8PPC.BRAMISOCMDCRRDDBUS20
TCELL50:IMUX.IMUX9PPC.BRAMISOCMDCRRDDBUS21
TCELL50:IMUX.IMUX10PPC.BRAMISOCMDCRRDDBUS22
TCELL50:IMUX.IMUX11PPC.BRAMISOCMDCRRDDBUS23
TCELL50:IMUX.IMUX12PPC.BRAMISOCMDCRRDDBUS24
TCELL50:IMUX.IMUX13PPC.BRAMISOCMDCRRDDBUS25
TCELL50:IMUX.IMUX14PPC.BRAMISOCMDCRRDDBUS26
TCELL50:IMUX.IMUX15PPC.BRAMISOCMDCRRDDBUS27
TCELL50:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI48
TCELL50:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI49
TCELL50:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI50
TCELL50:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI51
TCELL50:OUT.BEST0PPC.ISOCMBRAMWRDBUS17
TCELL50:OUT.BEST1PPC.ISOCMBRAMWRDBUS18
TCELL50:OUT.BEST2PPC.ISOCMBRAMWRDBUS19
TCELL50:OUT.BEST3PPC.ISOCMBRAMWRDBUS20
TCELL50:OUT.BEST4PPC.ISOCMBRAMWRDBUS21
TCELL50:OUT.BEST5PPC.ISOCMBRAMWRDBUS22
TCELL50:OUT.BEST6PPC.ISOCMBRAMWRDBUS23
TCELL50:OUT.BEST7PPC.ISOCMBRAMWRDBUS24
TCELL50:OUT.SEC0PPC.ISOCMBRAMWRDBUS25
TCELL50:OUT.SEC1PPC.ISOCMBRAMWRDBUS26
TCELL50:OUT.SEC2PPC.ISOCMBRAMWRDBUS27
TCELL50:OUT.SEC3PPC.ISOCMBRAMWRDBUS28
TCELL50:OUT.HALF.BOT0PPC.TSTC405ISOCMABUSO24
TCELL50:OUT.HALF.BOT1PPC.TSTC405ISOCMABUSO25
TCELL50:OUT.HALF.BOT2PPC.TSTC405ISOCMABUSO26
TCELL50:OUT.HALF.BOT3PPC.TSTC405ISOCMABUSO27
TCELL50:OUT.HALF.BOT4PPC.TSTC405ISOCMABUSO28
TCELL50:OUT.HALF.BOT5PPC.TSTC405ISOCMABUSO29
TCELL50:OUT.HALF.TOP0PPC.TSTC405ISOCMABUSO24
TCELL50:OUT.HALF.TOP1PPC.TSTC405ISOCMABUSO25
TCELL50:OUT.HALF.TOP2PPC.TSTC405ISOCMABUSO26
TCELL50:OUT.HALF.TOP3PPC.TSTC405ISOCMABUSO27
TCELL50:OUT.HALF.TOP4PPC.TSTC405ISOCMABUSO28
TCELL50:OUT.HALF.TOP5PPC.TSTC405ISOCMABUSO29
TCELL51:IMUX.SR0EMAC.TIEEMAC0CONFIGVEC45
TCELL51:IMUX.SR1EMAC.TIEEMAC0CONFIGVEC46
TCELL51:IMUX.SR2EMAC.TIEEMAC0CONFIGVEC47
TCELL51:IMUX.SR3EMAC.TIEEMAC0CONFIGVEC48
TCELL51:IMUX.CLK0PPC.PLBCLK
TCELL51:IMUX.CE0EMAC.TIEEMAC0CONFIGVEC41
TCELL51:IMUX.CE1EMAC.TIEEMAC0CONFIGVEC42
TCELL51:IMUX.CE2EMAC.TIEEMAC0CONFIGVEC43
TCELL51:IMUX.CE3EMAC.TIEEMAC0CONFIGVEC44
TCELL51:IMUX.IMUX0PPC.BRAMISOCMRDDBUS12
TCELL51:IMUX.IMUX1PPC.BRAMISOCMRDDBUS13
TCELL51:IMUX.IMUX2PPC.BRAMISOCMRDDBUS14
TCELL51:IMUX.IMUX3PPC.BRAMISOCMRDDBUS15
TCELL51:IMUX.IMUX4PPC.BRAMISOCMRDDBUS28
TCELL51:IMUX.IMUX5PPC.BRAMISOCMRDDBUS29
TCELL51:IMUX.IMUX6PPC.BRAMISOCMRDDBUS30
TCELL51:IMUX.IMUX7PPC.BRAMISOCMRDDBUS31
TCELL51:IMUX.IMUX8PPC.BRAMISOCMDCRRDDBUS12
TCELL51:IMUX.IMUX9PPC.BRAMISOCMDCRRDDBUS13
TCELL51:IMUX.IMUX10PPC.BRAMISOCMDCRRDDBUS14
TCELL51:IMUX.IMUX11PPC.BRAMISOCMDCRRDDBUS15
TCELL51:IMUX.IMUX12PPC.BRAMISOCMDCRRDDBUS16
TCELL51:IMUX.IMUX13PPC.BRAMISOCMDCRRDDBUS17
TCELL51:IMUX.IMUX14PPC.BRAMISOCMDCRRDDBUS18
TCELL51:IMUX.IMUX15PPC.BRAMISOCMDCRRDDBUS19
TCELL51:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI44
TCELL51:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI45
TCELL51:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI46
TCELL51:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI47
TCELL51:OUT.BEST0PPC.ISOCMBRAMWRDBUS29
TCELL51:OUT.BEST1PPC.ISOCMBRAMWRDBUS30
TCELL51:OUT.BEST2PPC.ISOCMBRAMWRDBUS31
TCELL51:OUT.BEST3PPC.ISOCMBRAMWRABUS8
TCELL51:OUT.BEST4PPC.ISOCMBRAMWRABUS9
TCELL51:OUT.BEST5PPC.ISOCMBRAMWRABUS10
TCELL51:OUT.BEST6PPC.ISOCMBRAMWRABUS11
TCELL51:OUT.BEST7PPC.ISOCMBRAMWRABUS12
TCELL51:OUT.SEC0PPC.ISOCMBRAMWRABUS13
TCELL51:OUT.SEC1PPC.ISOCMBRAMWRABUS14
TCELL51:OUT.SEC2PPC.ISOCMBRAMWRABUS15
TCELL51:OUT.SEC3PPC.ISOCMBRAMWRABUS16
TCELL51:OUT.HALF.BOT0PPC.TSTC405ISOCMABUSO16
TCELL51:OUT.HALF.BOT1PPC.TSTC405ISOCMABUSO17
TCELL51:OUT.HALF.BOT2PPC.TSTC405ISOCMABUSO18
TCELL51:OUT.HALF.BOT3PPC.TSTC405ISOCMABUSO19
TCELL51:OUT.HALF.BOT4PPC.TSTC405ISOCMABUSO20
TCELL51:OUT.HALF.BOT5PPC.TSTC405ISOCMABUSO21
TCELL51:OUT.HALF.BOT6PPC.TSTC405ISOCMABUSO22
TCELL51:OUT.HALF.BOT7PPC.TSTC405ISOCMABUSO23
TCELL51:OUT.HALF.TOP0PPC.TSTC405ISOCMABUSO16
TCELL51:OUT.HALF.TOP1PPC.TSTC405ISOCMABUSO17
TCELL51:OUT.HALF.TOP2PPC.TSTC405ISOCMABUSO18
TCELL51:OUT.HALF.TOP3PPC.TSTC405ISOCMABUSO19
TCELL51:OUT.HALF.TOP4PPC.TSTC405ISOCMABUSO20
TCELL51:OUT.HALF.TOP5PPC.TSTC405ISOCMABUSO21
TCELL51:OUT.HALF.TOP6PPC.TSTC405ISOCMABUSO22
TCELL51:OUT.HALF.TOP7PPC.TSTC405ISOCMABUSO23
TCELL52:IMUX.SR0PPC.ISCNTLVALUE4
TCELL52:IMUX.SR1PPC.ISCNTLVALUE5
TCELL52:IMUX.SR2PPC.ISCNTLVALUE6
TCELL52:IMUX.SR3PPC.ISCNTLVALUE7
TCELL52:IMUX.CLK0PPC.JTGC405TCK
TCELL52:IMUX.CE0PPC.ISCNTLVALUE0
TCELL52:IMUX.CE1PPC.ISCNTLVALUE1
TCELL52:IMUX.CE2PPC.ISCNTLVALUE2
TCELL52:IMUX.CE3PPC.ISCNTLVALUE3
TCELL52:IMUX.IMUX0PPC.BRAMISOCMRDDBUS8
TCELL52:IMUX.IMUX1PPC.BRAMISOCMRDDBUS9
TCELL52:IMUX.IMUX2PPC.BRAMISOCMRDDBUS10
TCELL52:IMUX.IMUX3PPC.BRAMISOCMRDDBUS11
TCELL52:IMUX.IMUX4PPC.BRAMISOCMRDDBUS24
TCELL52:IMUX.IMUX5PPC.BRAMISOCMRDDBUS25
TCELL52:IMUX.IMUX6PPC.BRAMISOCMRDDBUS26
TCELL52:IMUX.IMUX7PPC.BRAMISOCMRDDBUS27
TCELL52:IMUX.IMUX8PPC.BRAMISOCMDCRRDDBUS8
TCELL52:IMUX.IMUX9PPC.BRAMISOCMDCRRDDBUS9
TCELL52:IMUX.IMUX10PPC.BRAMISOCMDCRRDDBUS10
TCELL52:IMUX.IMUX11PPC.BRAMISOCMDCRRDDBUS11
TCELL52:IMUX.IMUX12PPC.TSTISOCMC405READDATAOUTI40
TCELL52:IMUX.IMUX13PPC.TSTISOCMC405READDATAOUTI41
TCELL52:IMUX.IMUX14PPC.TSTISOCMC405READDATAOUTI42
TCELL52:IMUX.IMUX15PPC.TSTISOCMC405READDATAOUTI43
TCELL52:IMUX.IMUX16PPC.TSTISOCMC405RDDVALIDI0
TCELL52:IMUX.IMUX17PPC.TSTISOCMC405RDDVALIDI1
TCELL52:OUT.BEST0PPC.ISOCMBRAMWRABUS17
TCELL52:OUT.BEST1PPC.ISOCMBRAMWRABUS18
TCELL52:OUT.BEST2PPC.ISOCMBRAMWRABUS19
TCELL52:OUT.BEST3PPC.ISOCMBRAMWRABUS20
TCELL52:OUT.BEST4PPC.ISOCMBRAMWRABUS21
TCELL52:OUT.BEST5PPC.ISOCMBRAMWRABUS22
TCELL52:OUT.BEST6PPC.ISOCMBRAMWRABUS23
TCELL52:OUT.BEST7PPC.ISOCMBRAMWRABUS24
TCELL52:OUT.SEC0PPC.ISOCMBRAMWRABUS25
TCELL52:OUT.SEC1PPC.ISOCMBRAMWRABUS26
TCELL52:OUT.SEC2PPC.ISOCMBRAMWRABUS27
TCELL52:OUT.SEC3PPC.ISOCMBRAMWRABUS28
TCELL52:OUT.HALF.BOT0PPC.TSTC405ISOCMABUSO8
TCELL52:OUT.HALF.BOT1PPC.TSTC405ISOCMABUSO9
TCELL52:OUT.HALF.BOT2PPC.TSTC405ISOCMABUSO10
TCELL52:OUT.HALF.BOT3PPC.TSTC405ISOCMABUSO11
TCELL52:OUT.HALF.BOT4PPC.TSTC405ISOCMABUSO12
TCELL52:OUT.HALF.BOT5PPC.TSTC405ISOCMABUSO13
TCELL52:OUT.HALF.BOT6PPC.TSTC405ISOCMABUSO14
TCELL52:OUT.HALF.BOT7PPC.TSTC405ISOCMABUSO15
TCELL52:OUT.HALF.TOP0PPC.TSTC405ISOCMABUSO8
TCELL52:OUT.HALF.TOP1PPC.TSTC405ISOCMABUSO9
TCELL52:OUT.HALF.TOP2PPC.TSTC405ISOCMABUSO10
TCELL52:OUT.HALF.TOP3PPC.TSTC405ISOCMABUSO11
TCELL52:OUT.HALF.TOP4PPC.TSTC405ISOCMABUSO12
TCELL52:OUT.HALF.TOP5PPC.TSTC405ISOCMABUSO13
TCELL52:OUT.HALF.TOP6PPC.TSTC405ISOCMABUSO14
TCELL52:OUT.HALF.TOP7PPC.TSTC405ISOCMABUSO15
TCELL53:IMUX.SR0PPC.ISARCVALUE4
TCELL53:IMUX.SR1PPC.ISARCVALUE5
TCELL53:IMUX.SR2PPC.ISARCVALUE6
TCELL53:IMUX.SR3PPC.ISARCVALUE7
TCELL53:IMUX.CLK0PPC.CPMC405CLOCK
TCELL53:IMUX.CE0PPC.ISARCVALUE0
TCELL53:IMUX.CE1PPC.ISARCVALUE1
TCELL53:IMUX.CE2PPC.ISARCVALUE2
TCELL53:IMUX.CE3PPC.ISARCVALUE3
TCELL53:IMUX.IMUX0PPC.BRAMISOCMRDDBUS4
TCELL53:IMUX.IMUX1PPC.BRAMISOCMRDDBUS5
TCELL53:IMUX.IMUX2PPC.BRAMISOCMRDDBUS6
TCELL53:IMUX.IMUX3PPC.BRAMISOCMRDDBUS7
TCELL53:IMUX.IMUX4PPC.BRAMISOCMRDDBUS20
TCELL53:IMUX.IMUX5PPC.BRAMISOCMRDDBUS21
TCELL53:IMUX.IMUX6PPC.BRAMISOCMRDDBUS22
TCELL53:IMUX.IMUX7PPC.BRAMISOCMRDDBUS23
TCELL53:IMUX.IMUX8PPC.EICC405CRITINPUTIRQ
TCELL53:IMUX.IMUX9PPC.EICC405EXTINPUTIRQ
TCELL53:IMUX.IMUX10PPC.BRAMISOCMDCRRDDBUS4
TCELL53:IMUX.IMUX11PPC.BRAMISOCMDCRRDDBUS5
TCELL53:IMUX.IMUX12PPC.BRAMISOCMDCRRDDBUS6
TCELL53:IMUX.IMUX13PPC.BRAMISOCMDCRRDDBUS7
TCELL53:IMUX.IMUX14PPC.TSTISOCMC405HOLDI
TCELL53:IMUX.IMUX15PPC.TSTISOCMC405READDATAOUTI36
TCELL53:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI37
TCELL53:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI38
TCELL53:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI39
TCELL53:OUT.BEST0PPC.ISOCMBRAMEVENWRITEEN
TCELL53:OUT.BEST1PPC.ISOCMBRAMODDWRITEEN
TCELL53:OUT.BEST2PPC.ISOCMBRAMEN
TCELL53:OUT.BEST3PPC.ISOCMBRAMRDABUS8
TCELL53:OUT.BEST4PPC.ISOCMBRAMRDABUS9
TCELL53:OUT.BEST5PPC.ISOCMBRAMRDABUS10
TCELL53:OUT.BEST6PPC.ISOCMBRAMRDABUS11
TCELL53:OUT.BEST7PPC.ISOCMBRAMRDABUS12
TCELL53:OUT.SEC0PPC.ISOCMBRAMRDABUS13
TCELL53:OUT.SEC1PPC.ISOCMBRAMRDABUS14
TCELL53:OUT.SEC2PPC.ISOCMBRAMRDABUS15
TCELL53:OUT.SEC3PPC.ISOCMBRAMRDABUS16
TCELL53:OUT.HALF.BOT0PPC.TSTC405ISOCMABUSO0
TCELL53:OUT.HALF.BOT1PPC.TSTC405ISOCMABUSO1
TCELL53:OUT.HALF.BOT2PPC.TSTC405ISOCMABUSO2
TCELL53:OUT.HALF.BOT3PPC.TSTC405ISOCMABUSO3
TCELL53:OUT.HALF.BOT4PPC.TSTC405ISOCMABUSO4
TCELL53:OUT.HALF.BOT5PPC.TSTC405ISOCMABUSO5
TCELL53:OUT.HALF.BOT6PPC.TSTC405ISOCMABUSO6
TCELL53:OUT.HALF.BOT7PPC.TSTC405ISOCMABUSO7
TCELL53:OUT.HALF.TOP0PPC.TSTC405ISOCMABUSO0
TCELL53:OUT.HALF.TOP1PPC.TSTC405ISOCMABUSO1
TCELL53:OUT.HALF.TOP2PPC.TSTC405ISOCMABUSO2
TCELL53:OUT.HALF.TOP3PPC.TSTC405ISOCMABUSO3
TCELL53:OUT.HALF.TOP4PPC.TSTC405ISOCMABUSO4
TCELL53:OUT.HALF.TOP5PPC.TSTC405ISOCMABUSO5
TCELL53:OUT.HALF.TOP6PPC.TSTC405ISOCMABUSO6
TCELL53:OUT.HALF.TOP7PPC.TSTC405ISOCMABUSO7
TCELL54:IMUX.SR0PPC.TIEC405CLOCKSELECTS0
TCELL54:IMUX.SR1PPC.TIEC405CLOCKSELECTS1
TCELL54:IMUX.SR2PPC.CPMC405CLOCKFBENABLE
TCELL54:IMUX.SR3PPC.TSTSEPPCEMACI
TCELL54:IMUX.CLK0PPC.BRAMISOCMCLK
TCELL54:IMUX.CE0PPC.TIEC405ICUMARGIN
TCELL54:IMUX.CE1PPC.TIEC405DCUMARGIN
TCELL54:IMUX.CE2PPC.TIEC405TAGMARGIN
TCELL54:IMUX.CE3PPC.TIEC405TLBMARGIN
TCELL54:IMUX.IMUX0PPC.BRAMISOCMRDDBUS0
TCELL54:IMUX.IMUX1PPC.BRAMISOCMRDDBUS1
TCELL54:IMUX.IMUX2PPC.BRAMISOCMRDDBUS2
TCELL54:IMUX.IMUX3PPC.BRAMISOCMRDDBUS3
TCELL54:IMUX.IMUX4PPC.BRAMISOCMRDDBUS16
TCELL54:IMUX.IMUX5PPC.BRAMISOCMRDDBUS17
TCELL54:IMUX.IMUX6PPC.BRAMISOCMRDDBUS18
TCELL54:IMUX.IMUX7PPC.BRAMISOCMRDDBUS19
TCELL54:IMUX.IMUX8PPC.JTGC405BNDSCANTDO
TCELL54:IMUX.IMUX9PPC.JTGC405TDI
TCELL54:IMUX.IMUX10PPC.JTGC405TMS
TCELL54:IMUX.IMUX11PPC.JTGC405TRSTNEG
TCELL54:IMUX.IMUX12PPC.BRAMISOCMDCRRDDBUS0
TCELL54:IMUX.IMUX13PPC.BRAMISOCMDCRRDDBUS1
TCELL54:IMUX.IMUX14PPC.BRAMISOCMDCRRDDBUS2
TCELL54:IMUX.IMUX15PPC.BRAMISOCMDCRRDDBUS3
TCELL54:IMUX.IMUX16PPC.TSTISOCMC405READDATAOUTI32
TCELL54:IMUX.IMUX17PPC.TSTISOCMC405READDATAOUTI33
TCELL54:IMUX.IMUX18PPC.TSTISOCMC405READDATAOUTI34
TCELL54:IMUX.IMUX19PPC.TSTISOCMC405READDATAOUTI35
TCELL54:OUT.BEST0PPC.ISOCMBRAMRDABUS17
TCELL54:OUT.BEST1PPC.ISOCMBRAMRDABUS18
TCELL54:OUT.BEST2PPC.ISOCMBRAMRDABUS19
TCELL54:OUT.BEST3PPC.ISOCMBRAMRDABUS20
TCELL54:OUT.BEST4PPC.ISOCMBRAMRDABUS21
TCELL54:OUT.BEST5PPC.ISOCMBRAMRDABUS22
TCELL54:OUT.BEST6PPC.ISOCMBRAMRDABUS23
TCELL54:OUT.BEST7PPC.ISOCMBRAMRDABUS24
TCELL54:OUT.SEC0PPC.ISOCMBRAMRDABUS25
TCELL54:OUT.SEC1PPC.ISOCMBRAMRDABUS26
TCELL54:OUT.SEC2PPC.ISOCMBRAMRDABUS27
TCELL54:OUT.SEC3PPC.ISOCMBRAMRDABUS28
TCELL55:IMUX.SR0PPC.DSARCVALUE4
TCELL55:IMUX.SR1PPC.DSARCVALUE5
TCELL55:IMUX.SR2PPC.DSARCVALUE6
TCELL55:IMUX.SR3PPC.DSARCVALUE7
TCELL55:IMUX.CLK0PPC.BRAMDSOCMCLK
TCELL55:IMUX.CE0PPC.DSARCVALUE0
TCELL55:IMUX.CE1PPC.DSARCVALUE1
TCELL55:IMUX.CE2PPC.DSARCVALUE2
TCELL55:IMUX.CE3PPC.DSARCVALUE3
TCELL55:IMUX.IMUX0PPC.BRAMDSOCMRDDBUS0
TCELL55:IMUX.IMUX1PPC.BRAMDSOCMRDDBUS1
TCELL55:IMUX.IMUX2PPC.BRAMDSOCMRDDBUS2
TCELL55:IMUX.IMUX3PPC.BRAMDSOCMRDDBUS3
TCELL55:IMUX.IMUX4PPC.BRAMDSOCMRDDBUS4
TCELL55:IMUX.IMUX5PPC.BRAMDSOCMRDDBUS5
TCELL55:IMUX.IMUX6PPC.BRAMDSOCMRDDBUS6
TCELL55:IMUX.IMUX7PPC.BRAMDSOCMRDDBUS7
TCELL55:IMUX.IMUX8PPC.TSTAPUC405EXERESULTI28
TCELL55:IMUX.IMUX9PPC.TSTAPUC405EXERESULTI29
TCELL55:IMUX.IMUX10PPC.TSTAPUC405EXERESULTI30
TCELL55:IMUX.IMUX11PPC.TSTAPUC405EXERESULTI31
TCELL55:IMUX.IMUX12PPC.TSTDSOCMC405RDDBUSI28
TCELL55:IMUX.IMUX13PPC.TSTDSOCMC405RDDBUSI29
TCELL55:IMUX.IMUX14PPC.TSTDSOCMC405RDDBUSI30
TCELL55:IMUX.IMUX15PPC.TSTDSOCMC405RDDBUSI31
TCELL55:IMUX.IMUX16PPC.TSTDSOCMC405RDDBUSI24
TCELL55:IMUX.IMUX17PPC.TSTDSOCMC405RDDBUSI25
TCELL55:IMUX.IMUX18PPC.TSTDSOCMC405RDDBUSI26
TCELL55:IMUX.IMUX19PPC.TSTDSOCMC405RDDBUSI27
TCELL55:OUT.BEST0PPC.DSOCMBRAMWRDBUS0
TCELL55:OUT.BEST1PPC.DSOCMBRAMWRDBUS1
TCELL55:OUT.BEST2PPC.DSOCMBRAMWRDBUS2
TCELL55:OUT.BEST3PPC.DSOCMBRAMWRDBUS3
TCELL55:OUT.BEST4PPC.DSOCMBRAMWRDBUS4
TCELL55:OUT.BEST5PPC.DSOCMBRAMWRDBUS5
TCELL55:OUT.BEST6PPC.DSOCMBRAMWRDBUS6
TCELL55:OUT.BEST7PPC.DSOCMBRAMWRDBUS7
TCELL55:OUT.SEC0PPC.DSOCMBRAMABUS24
TCELL55:OUT.SEC1PPC.DSOCMBRAMABUS25
TCELL55:OUT.SEC2PPC.DSOCMBRAMABUS26
TCELL55:OUT.SEC3PPC.DSOCMBRAMABUS27
TCELL55:OUT.HALF.BOT0PPC.TSTC405APUEXERADATAO24
TCELL55:OUT.HALF.BOT1PPC.TSTC405APUEXERADATAO25
TCELL55:OUT.HALF.BOT2PPC.TSTC405APUEXERADATAO26
TCELL55:OUT.HALF.BOT3PPC.TSTC405APUEXERADATAO27
TCELL55:OUT.HALF.BOT4PPC.TSTC405APUDCDINSTRUCTIONO24
TCELL55:OUT.HALF.BOT5PPC.TSTC405APUDCDINSTRUCTIONO25
TCELL55:OUT.HALF.BOT6PPC.TSTC405APUDCDINSTRUCTIONO26
TCELL55:OUT.HALF.BOT7PPC.TSTC405APUDCDINSTRUCTIONO27
TCELL55:OUT.HALF.TOP0PPC.TSTC405APUEXERADATAO24
TCELL55:OUT.HALF.TOP1PPC.TSTC405APUEXERADATAO25
TCELL55:OUT.HALF.TOP2PPC.TSTC405APUEXERADATAO26
TCELL55:OUT.HALF.TOP3PPC.TSTC405APUEXERADATAO27
TCELL55:OUT.HALF.TOP4PPC.TSTC405APUDCDINSTRUCTIONO24
TCELL55:OUT.HALF.TOP5PPC.TSTC405APUDCDINSTRUCTIONO25
TCELL55:OUT.HALF.TOP6PPC.TSTC405APUDCDINSTRUCTIONO26
TCELL55:OUT.HALF.TOP7PPC.TSTC405APUDCDINSTRUCTIONO27
TCELL56:IMUX.SR0PPC.DSCNTLVALUE4
TCELL56:IMUX.SR1PPC.DSCNTLVALUE5
TCELL56:IMUX.SR2PPC.DSCNTLVALUE6
TCELL56:IMUX.SR3PPC.DSCNTLVALUE7
TCELL56:IMUX.CE0PPC.DSCNTLVALUE0
TCELL56:IMUX.CE1PPC.DSCNTLVALUE1
TCELL56:IMUX.CE2PPC.DSCNTLVALUE2
TCELL56:IMUX.CE3PPC.DSCNTLVALUE3
TCELL56:IMUX.IMUX0PPC.FCMAPUDCDLDSTBYTE
TCELL56:IMUX.IMUX1PPC.FCMAPUDCDLDSTHW
TCELL56:IMUX.IMUX2PPC.FCMAPUDCDLDSTWD
TCELL56:IMUX.IMUX3PPC.FCMAPUDCDLDSTDW
TCELL56:IMUX.IMUX4PPC.FCMAPUDCDLDSTQW
TCELL56:IMUX.IMUX5PPC.FCMAPUDCDTRAPBE
TCELL56:IMUX.IMUX6PPC.FCMAPUDCDTRAPLE
TCELL56:IMUX.IMUX7PPC.FCMAPULOADWAIT
TCELL56:IMUX.IMUX8PPC.TSTAPUC405EXERESULTI20
TCELL56:IMUX.IMUX9PPC.TSTAPUC405EXERESULTI21
TCELL56:IMUX.IMUX10PPC.TSTAPUC405EXERESULTI22
TCELL56:IMUX.IMUX11PPC.TSTAPUC405EXERESULTI23
TCELL56:IMUX.IMUX12PPC.TSTAPUC405EXERESULTI24
TCELL56:IMUX.IMUX13PPC.TSTAPUC405EXERESULTI25
TCELL56:IMUX.IMUX14PPC.TSTAPUC405EXERESULTI26
TCELL56:IMUX.IMUX15PPC.TSTAPUC405EXERESULTI27
TCELL56:IMUX.IMUX16PPC.TSTDSOCMC405RDDBUSI20
TCELL56:IMUX.IMUX17PPC.TSTDSOCMC405RDDBUSI21
TCELL56:IMUX.IMUX18PPC.TSTDSOCMC405RDDBUSI22
TCELL56:IMUX.IMUX19PPC.TSTDSOCMC405RDDBUSI23
TCELL56:OUT.BEST0PPC.DSOCMBRAMWRDBUS8
TCELL56:OUT.BEST1PPC.DSOCMBRAMWRDBUS9
TCELL56:OUT.BEST2PPC.DSOCMBRAMWRDBUS10
TCELL56:OUT.BEST3PPC.DSOCMBRAMWRDBUS11
TCELL56:OUT.BEST4PPC.DSOCMBRAMABUS16
TCELL56:OUT.BEST5PPC.DSOCMBRAMABUS17
TCELL56:OUT.BEST6PPC.DSOCMBRAMABUS18
TCELL56:OUT.BEST7PPC.DSOCMBRAMABUS19
TCELL56:OUT.SEC0PPC.DSOCMBRAMABUS20
TCELL56:OUT.SEC1PPC.DSOCMBRAMABUS21
TCELL56:OUT.SEC2PPC.DSOCMBRAMABUS22
TCELL56:OUT.SEC3PPC.DSOCMBRAMABUS23
TCELL56:OUT.HALF.BOT0PPC.TSTC405APUEXERADATAO20
TCELL56:OUT.HALF.BOT1PPC.TSTC405APUEXERADATAO21
TCELL56:OUT.HALF.BOT2PPC.TSTC405APUEXERADATAO22
TCELL56:OUT.HALF.BOT3PPC.TSTC405APUEXERADATAO23
TCELL56:OUT.HALF.BOT4PPC.TSTC405APUDCDINSTRUCTIONO20
TCELL56:OUT.HALF.BOT5PPC.TSTC405APUDCDINSTRUCTIONO21
TCELL56:OUT.HALF.BOT6PPC.TSTC405APUDCDINSTRUCTIONO22
TCELL56:OUT.HALF.BOT7PPC.TSTC405APUDCDINSTRUCTIONO23
TCELL56:OUT.HALF.TOP0PPC.TSTC405APUEXERADATAO20
TCELL56:OUT.HALF.TOP1PPC.TSTC405APUEXERADATAO21
TCELL56:OUT.HALF.TOP2PPC.TSTC405APUEXERADATAO22
TCELL56:OUT.HALF.TOP3PPC.TSTC405APUEXERADATAO23
TCELL56:OUT.HALF.TOP4PPC.TSTC405APUDCDINSTRUCTIONO20
TCELL56:OUT.HALF.TOP5PPC.TSTC405APUDCDINSTRUCTIONO21
TCELL56:OUT.HALF.TOP6PPC.TSTC405APUDCDINSTRUCTIONO22
TCELL56:OUT.HALF.TOP7PPC.TSTC405APUDCDINSTRUCTIONO23
TCELL57:IMUX.SR0PPC.TIEAPUCONTROL11
TCELL57:IMUX.SR1PPC.TIEAPUCONTROL10
TCELL57:IMUX.SR2PPC.TIEAPUCONTROL9
TCELL57:IMUX.SR3PPC.TIEAPUCONTROL8
TCELL57:IMUX.CLK0EMAC.PHYEMAC1GTXCLK
TCELL57:IMUX.CE0PPC.TIEAPUCONTROL15
TCELL57:IMUX.CE1PPC.TIEAPUCONTROL14
TCELL57:IMUX.CE2PPC.TIEAPUCONTROL13
TCELL57:IMUX.CE3PPC.TIEAPUCONTROL12
TCELL57:IMUX.IMUX0PPC.BRAMDSOCMRDDBUS8
TCELL57:IMUX.IMUX1PPC.BRAMDSOCMRDDBUS9
TCELL57:IMUX.IMUX2PPC.BRAMDSOCMRDDBUS10
TCELL57:IMUX.IMUX3PPC.BRAMDSOCMRDDBUS11
TCELL57:IMUX.IMUX4PPC.FCMAPUEXECRFIELD0
TCELL57:IMUX.IMUX5PPC.FCMAPUEXECRFIELD1
TCELL57:IMUX.IMUX6PPC.FCMAPUEXECRFIELD2
TCELL57:IMUX.IMUX7PPC.DSOCMRWCOMPLETE
TCELL57:IMUX.IMUX8PPC.FCMAPUDCDLOAD
TCELL57:IMUX.IMUX9PPC.FCMAPUDCDSTORE
TCELL57:IMUX.IMUX10PPC.TSTDSOCMC405COMPLETEI
TCELL57:IMUX.IMUX11PPC.TSTDSOCMC405DISOPERANDFWDI
TCELL57:IMUX.IMUX12PPC.TSTAPUC405EXERESULTI16
TCELL57:IMUX.IMUX13PPC.TSTAPUC405EXERESULTI17
TCELL57:IMUX.IMUX14PPC.TSTAPUC405EXERESULTI18
TCELL57:IMUX.IMUX15PPC.TSTAPUC405EXERESULTI19
TCELL57:IMUX.IMUX16PPC.TSTDSOCMC405RDDBUSI16
TCELL57:IMUX.IMUX17PPC.TSTDSOCMC405RDDBUSI17
TCELL57:IMUX.IMUX18PPC.TSTDSOCMC405RDDBUSI18
TCELL57:IMUX.IMUX19PPC.TSTDSOCMC405RDDBUSI19
TCELL57:OUT.BEST0PPC.DSOCMBRAMWRDBUS12
TCELL57:OUT.BEST1PPC.DSOCMBRAMWRDBUS13
TCELL57:OUT.BEST2PPC.DSOCMBRAMWRDBUS14
TCELL57:OUT.BEST3PPC.DSOCMBRAMWRDBUS15
TCELL57:OUT.BEST4PPC.DSOCMBRAMBYTEWRITE0
TCELL57:OUT.BEST5PPC.DSOCMBRAMBYTEWRITE1
TCELL57:OUT.BEST6PPC.DSOCMBRAMBYTEWRITE2
TCELL57:OUT.BEST7PPC.DSOCMBRAMBYTEWRITE3
TCELL57:OUT.SEC0PPC.DSOCMBRAMABUS28
TCELL57:OUT.SEC1PPC.DSOCMBRAMABUS29
TCELL57:OUT.SEC2PPC.DSOCMBRAMEN
TCELL57:OUT.SEC3PPC.DSOCMRDADDRVALID
TCELL57:OUT.HALF.BOT0PPC.TSTC405APUEXERADATAO16
TCELL57:OUT.HALF.BOT1PPC.TSTC405APUEXERADATAO17
TCELL57:OUT.HALF.BOT2PPC.TSTC405APUEXERADATAO18
TCELL57:OUT.HALF.BOT3PPC.TSTC405APUEXERADATAO19
TCELL57:OUT.HALF.BOT4PPC.TSTC405APUDCDINSTRUCTIONO16
TCELL57:OUT.HALF.BOT5PPC.TSTC405APUDCDINSTRUCTIONO17
TCELL57:OUT.HALF.BOT6PPC.TSTC405APUDCDINSTRUCTIONO18
TCELL57:OUT.HALF.BOT7PPC.TSTC405APUDCDINSTRUCTIONO19
TCELL57:OUT.HALF.TOP0PPC.TSTC405APUEXERADATAO16
TCELL57:OUT.HALF.TOP1PPC.TSTC405APUEXERADATAO17
TCELL57:OUT.HALF.TOP2PPC.TSTC405APUEXERADATAO18
TCELL57:OUT.HALF.TOP3PPC.TSTC405APUEXERADATAO19
TCELL57:OUT.HALF.TOP4PPC.TSTC405APUDCDINSTRUCTIONO16
TCELL57:OUT.HALF.TOP5PPC.TSTC405APUDCDINSTRUCTIONO17
TCELL57:OUT.HALF.TOP6PPC.TSTC405APUDCDINSTRUCTIONO18
TCELL57:OUT.HALF.TOP7PPC.TSTC405APUDCDINSTRUCTIONO19
TCELL58:IMUX.SR0PPC.TIEAPUCONTROL3
TCELL58:IMUX.SR1PPC.TIEAPUCONTROL2
TCELL58:IMUX.SR2PPC.TIEAPUCONTROL1
TCELL58:IMUX.SR3PPC.TIEAPUCONTROL0
TCELL58:IMUX.CLK0EMAC.PHYEMAC1RXCLK
TCELL58:IMUX.CE0PPC.TIEAPUCONTROL7
TCELL58:IMUX.CE1PPC.TIEAPUCONTROL6
TCELL58:IMUX.CE2PPC.TIEAPUCONTROL5
TCELL58:IMUX.CE3PPC.TIEAPUCONTROL4
TCELL58:IMUX.IMUX0PPC.BRAMDSOCMRDDBUS12
TCELL58:IMUX.IMUX1PPC.BRAMDSOCMRDDBUS13
TCELL58:IMUX.IMUX2PPC.BRAMDSOCMRDDBUS14
TCELL58:IMUX.IMUX3PPC.BRAMDSOCMRDDBUS15
TCELL58:IMUX.IMUX4PPC.BRAMDSOCMRDDBUS16
TCELL58:IMUX.IMUX5PPC.BRAMDSOCMRDDBUS17
TCELL58:IMUX.IMUX6PPC.BRAMDSOCMRDDBUS18
TCELL58:IMUX.IMUX7PPC.BRAMDSOCMRDDBUS19
TCELL58:IMUX.IMUX8PPC.FCMAPUEXEBLOCKINGMCO
TCELL58:IMUX.IMUX9PPC.TSTAPUC405EXERESULTI12
TCELL58:IMUX.IMUX10PPC.TSTAPUC405EXERESULTI13
TCELL58:IMUX.IMUX11PPC.TSTAPUC405EXERESULTI14
TCELL58:IMUX.IMUX12PPC.TSTAPUC405EXERESULTI15
TCELL58:IMUX.IMUX13PPC.TSTDSOCMC405HOLDI
TCELL58:IMUX.IMUX14PPC.TSTAPUC405DCDTRAPBEI
TCELL58:IMUX.IMUX15PPC.TSTAPUC405DCDTRAPLEI
TCELL58:IMUX.IMUX16PPC.TSTDSOCMC405RDDBUSI12
TCELL58:IMUX.IMUX17PPC.TSTDSOCMC405RDDBUSI13
TCELL58:IMUX.IMUX18PPC.TSTDSOCMC405RDDBUSI14
TCELL58:IMUX.IMUX19PPC.TSTDSOCMC405RDDBUSI15
TCELL58:OUT.BEST0PPC.DSOCMBRAMWRDBUS16
TCELL58:OUT.BEST1PPC.DSOCMBRAMWRDBUS17
TCELL58:OUT.BEST2PPC.DSOCMBRAMWRDBUS18
TCELL58:OUT.BEST3PPC.DSOCMBRAMWRDBUS19
TCELL58:OUT.BEST4PPC.APUFCMINSTRUCTION31
TCELL58:OUT.BEST5PPC.APUFCMINSTRUCTION30
TCELL58:OUT.BEST6PPC.APUFCMINSTRUCTION29
TCELL58:OUT.BEST7PPC.APUFCMINSTRUCTION28
TCELL58:OUT.SEC0PPC.APUFCMINSTRUCTION27
TCELL58:OUT.SEC1PPC.APUFCMINSTRUCTION26
TCELL58:OUT.SEC2PPC.APUFCMINSTRUCTION25
TCELL58:OUT.SEC3PPC.APUFCMINSTRUCTION24
TCELL58:OUT.HALF.BOT0PPC.TSTC405APUEXERADATAO12
TCELL58:OUT.HALF.BOT1PPC.TSTC405APUEXERADATAO13
TCELL58:OUT.HALF.BOT2PPC.TSTC405APUEXERADATAO14
TCELL58:OUT.HALF.BOT3PPC.TSTC405APUEXERADATAO15
TCELL58:OUT.HALF.BOT4PPC.TSTC405APUDCDINSTRUCTIONO12
TCELL58:OUT.HALF.BOT5PPC.TSTC405APUDCDINSTRUCTIONO13
TCELL58:OUT.HALF.BOT6PPC.TSTC405APUDCDINSTRUCTIONO14
TCELL58:OUT.HALF.BOT7PPC.TSTC405APUDCDINSTRUCTIONO15
TCELL58:OUT.HALF.TOP0PPC.TSTC405APUEXERADATAO12
TCELL58:OUT.HALF.TOP1PPC.TSTC405APUEXERADATAO13
TCELL58:OUT.HALF.TOP2PPC.TSTC405APUEXERADATAO14
TCELL58:OUT.HALF.TOP3PPC.TSTC405APUEXERADATAO15
TCELL58:OUT.HALF.TOP4PPC.TSTC405APUDCDINSTRUCTIONO12
TCELL58:OUT.HALF.TOP5PPC.TSTC405APUDCDINSTRUCTIONO13
TCELL58:OUT.HALF.TOP6PPC.TSTC405APUDCDINSTRUCTIONO14
TCELL58:OUT.HALF.TOP7PPC.TSTC405APUDCDINSTRUCTIONO15
TCELL59:IMUX.SR0EMAC.TIEEMAC1CONFIGVEC29
TCELL59:IMUX.SR1EMAC.TIEEMAC1CONFIGVEC28
TCELL59:IMUX.SR2EMAC.TIEEMAC1CONFIGVEC27
TCELL59:IMUX.SR3EMAC.TIEEMAC1CONFIGVEC26
TCELL59:IMUX.CLK0EMAC.PHYEMAC1MIITXCLK
TCELL59:IMUX.CE0EMAC.TIEEMAC1CONFIGVEC33
TCELL59:IMUX.CE1EMAC.TIEEMAC1CONFIGVEC32
TCELL59:IMUX.CE2EMAC.TIEEMAC1CONFIGVEC31
TCELL59:IMUX.CE3EMAC.TIEEMAC1CONFIGVEC30
TCELL59:IMUX.IMUX0PPC.BRAMDSOCMRDDBUS20
TCELL59:IMUX.IMUX1PPC.BRAMDSOCMRDDBUS21
TCELL59:IMUX.IMUX2PPC.BRAMDSOCMRDDBUS22
TCELL59:IMUX.IMUX3PPC.BRAMDSOCMRDDBUS23
TCELL59:IMUX.IMUX4PPC.FCMAPUEXENONBLOCKINGMCO
TCELL59:IMUX.IMUX5PPC.TSTAPUC405EXERESULTI8
TCELL59:IMUX.IMUX6PPC.TSTAPUC405EXERESULTI9
TCELL59:IMUX.IMUX7PPC.TSTAPUC405EXERESULTI10
TCELL59:IMUX.IMUX8PPC.TSTAPUC405EXERESULTI11
TCELL59:IMUX.IMUX9PPC.TSTAPUC405DCDLOADI
TCELL59:IMUX.IMUX10PPC.TSTAPUC405DCDSTOREI
TCELL59:IMUX.IMUX11PPC.TSTAPUC405DCDXERCAENI
TCELL59:IMUX.IMUX12PPC.TSTAPUC405DCDXEROVENI
TCELL59:IMUX.IMUX13PPC.TSTAPUC405DCDPRIVOPI
TCELL59:IMUX.IMUX14PPC.TSTAPUC405DCDCRENI
TCELL59:IMUX.IMUX15PPC.TSTAPUC405DCDUPDATEI
TCELL59:IMUX.IMUX16PPC.TSTDSOCMC405RDDBUSI8
TCELL59:IMUX.IMUX17PPC.TSTDSOCMC405RDDBUSI9
TCELL59:IMUX.IMUX18PPC.TSTDSOCMC405RDDBUSI10
TCELL59:IMUX.IMUX19PPC.TSTDSOCMC405RDDBUSI11
TCELL59:OUT.BEST0PPC.DSOCMBRAMWRDBUS20
TCELL59:OUT.BEST1PPC.DSOCMBRAMWRDBUS21
TCELL59:OUT.BEST2PPC.DSOCMBRAMWRDBUS22
TCELL59:OUT.BEST3PPC.DSOCMBRAMWRDBUS23
TCELL59:OUT.BEST4PPC.APUFCMINSTRUCTION23
TCELL59:OUT.BEST5PPC.APUFCMINSTRUCTION22
TCELL59:OUT.BEST6PPC.APUFCMINSTRUCTION21
TCELL59:OUT.BEST7PPC.APUFCMINSTRUCTION20
TCELL59:OUT.SEC0PPC.APUFCMINSTRUCTION19
TCELL59:OUT.SEC1PPC.APUFCMINSTRUCTION18
TCELL59:OUT.SEC2PPC.APUFCMINSTRUCTION17
TCELL59:OUT.SEC3PPC.APUFCMINSTRUCTION16
TCELL59:OUT.HALF.BOT0PPC.TSTC405APUEXERADATAO8
TCELL59:OUT.HALF.BOT1PPC.TSTC405APUEXERADATAO9
TCELL59:OUT.HALF.BOT2PPC.TSTC405APUEXERADATAO10
TCELL59:OUT.HALF.BOT3PPC.TSTC405APUEXERADATAO11
TCELL59:OUT.HALF.BOT4PPC.TSTC405APUDCDINSTRUCTIONO8
TCELL59:OUT.HALF.BOT5PPC.TSTC405APUDCDINSTRUCTIONO9
TCELL59:OUT.HALF.BOT6PPC.TSTC405APUDCDINSTRUCTIONO10
TCELL59:OUT.HALF.BOT7PPC.TSTC405APUDCDINSTRUCTIONO11
TCELL59:OUT.HALF.TOP0PPC.TSTC405APUEXERADATAO8
TCELL59:OUT.HALF.TOP1PPC.TSTC405APUEXERADATAO9
TCELL59:OUT.HALF.TOP2PPC.TSTC405APUEXERADATAO10
TCELL59:OUT.HALF.TOP3PPC.TSTC405APUEXERADATAO11
TCELL59:OUT.HALF.TOP4PPC.TSTC405APUDCDINSTRUCTIONO8
TCELL59:OUT.HALF.TOP5PPC.TSTC405APUDCDINSTRUCTIONO9
TCELL59:OUT.HALF.TOP6PPC.TSTC405APUDCDINSTRUCTIONO10
TCELL59:OUT.HALF.TOP7PPC.TSTC405APUDCDINSTRUCTIONO11
TCELL60:IMUX.SR0EMAC.TIEEMAC1CONFIGVEC37
TCELL60:IMUX.SR1EMAC.TIEEMAC1CONFIGVEC36
TCELL60:IMUX.SR2EMAC.TIEEMAC1CONFIGVEC35
TCELL60:IMUX.SR3EMAC.TIEEMAC1CONFIGVEC34
TCELL60:IMUX.CLK0PPC.CPMFCMCLK
TCELL60:IMUX.CE0EMAC.TIEEMAC1CONFIGVEC41
TCELL60:IMUX.CE1EMAC.TIEEMAC1CONFIGVEC40
TCELL60:IMUX.CE2EMAC.TIEEMAC1CONFIGVEC39
TCELL60:IMUX.CE3EMAC.TIEEMAC1CONFIGVEC38
TCELL60:IMUX.IMUX0PPC.BRAMDSOCMRDDBUS24
TCELL60:IMUX.IMUX1PPC.BRAMDSOCMRDDBUS25
TCELL60:IMUX.IMUX2PPC.BRAMDSOCMRDDBUS26
TCELL60:IMUX.IMUX3PPC.BRAMDSOCMRDDBUS27
TCELL60:IMUX.IMUX4PPC.FCMAPUDCDFORCEBESTEERING
TCELL60:IMUX.IMUX5PPC.TSTAPUC405EXERESULTI4
TCELL60:IMUX.IMUX6PPC.TSTAPUC405EXERESULTI5
TCELL60:IMUX.IMUX7PPC.TSTAPUC405EXERESULTI6
TCELL60:IMUX.IMUX8PPC.TSTAPUC405EXERESULTI7
TCELL60:IMUX.IMUX9PPC.TSTAPUC405EXECRFIELDI0
TCELL60:IMUX.IMUX10PPC.TSTAPUC405EXECRFIELDI1
TCELL60:IMUX.IMUX11PPC.TSTAPUC405EXECRFIELDI2
TCELL60:IMUX.IMUX12PPC.TSTAPUC405DCDFPUOPI
TCELL60:IMUX.IMUX13PPC.TSTAPUC405DCDGPRWRITEI
TCELL60:IMUX.IMUX14PPC.TSTAPUC405DCDRAENI
TCELL60:IMUX.IMUX15PPC.TSTAPUC405DCDRBENI
TCELL60:IMUX.IMUX16PPC.TSTDSOCMC405RDDBUSI4
TCELL60:IMUX.IMUX17PPC.TSTDSOCMC405RDDBUSI5
TCELL60:IMUX.IMUX18PPC.TSTDSOCMC405RDDBUSI6
TCELL60:IMUX.IMUX19PPC.TSTDSOCMC405RDDBUSI7
TCELL60:OUT.BEST0PPC.DSOCMBRAMWRDBUS24
TCELL60:OUT.BEST1PPC.DSOCMBRAMWRDBUS25
TCELL60:OUT.BEST2PPC.DSOCMBRAMWRDBUS26
TCELL60:OUT.BEST3PPC.DSOCMBRAMWRDBUS27
TCELL60:OUT.BEST4PPC.APUFCMINSTRUCTION15
TCELL60:OUT.BEST5PPC.APUFCMINSTRUCTION14
TCELL60:OUT.BEST6PPC.APUFCMINSTRUCTION13
TCELL60:OUT.BEST7PPC.APUFCMINSTRUCTION12
TCELL60:OUT.SEC0PPC.APUFCMINSTRUCTION11
TCELL60:OUT.SEC1PPC.APUFCMINSTRUCTION10
TCELL60:OUT.SEC2PPC.APUFCMINSTRUCTION9
TCELL60:OUT.SEC3PPC.APUFCMINSTRUCTION8
TCELL60:OUT.HALF.BOT0PPC.TSTC405APUEXERADATAO4
TCELL60:OUT.HALF.BOT1PPC.TSTC405APUEXERADATAO5
TCELL60:OUT.HALF.BOT2PPC.TSTC405APUEXERADATAO6
TCELL60:OUT.HALF.BOT3PPC.TSTC405APUEXERADATAO7
TCELL60:OUT.HALF.BOT4PPC.TSTC405APUDCDINSTRUCTIONO4
TCELL60:OUT.HALF.BOT5PPC.TSTC405APUDCDINSTRUCTIONO5
TCELL60:OUT.HALF.BOT6PPC.TSTC405APUDCDINSTRUCTIONO6
TCELL60:OUT.HALF.BOT7PPC.TSTC405APUDCDINSTRUCTIONO7
TCELL60:OUT.HALF.TOP0PPC.TSTC405APUEXERADATAO4
TCELL60:OUT.HALF.TOP1PPC.TSTC405APUEXERADATAO5
TCELL60:OUT.HALF.TOP2PPC.TSTC405APUEXERADATAO6
TCELL60:OUT.HALF.TOP3PPC.TSTC405APUEXERADATAO7
TCELL60:OUT.HALF.TOP4PPC.TSTC405APUDCDINSTRUCTIONO4
TCELL60:OUT.HALF.TOP5PPC.TSTC405APUDCDINSTRUCTIONO5
TCELL60:OUT.HALF.TOP6PPC.TSTC405APUDCDINSTRUCTIONO6
TCELL60:OUT.HALF.TOP7PPC.TSTC405APUDCDINSTRUCTIONO7
TCELL61:IMUX.SR0EMAC.TIEEMAC1CONFIGVEC45
TCELL61:IMUX.SR1EMAC.TIEEMAC1CONFIGVEC44
TCELL61:IMUX.SR2EMAC.TIEEMAC1CONFIGVEC43
TCELL61:IMUX.SR3EMAC.TIEEMAC1CONFIGVEC42
TCELL61:IMUX.CE0EMAC.TIEEMAC1CONFIGVEC49
TCELL61:IMUX.CE1EMAC.TIEEMAC1CONFIGVEC48
TCELL61:IMUX.CE2EMAC.TIEEMAC1CONFIGVEC47
TCELL61:IMUX.CE3EMAC.TIEEMAC1CONFIGVEC46
TCELL61:IMUX.IMUX0PPC.BRAMDSOCMRDDBUS28
TCELL61:IMUX.IMUX1PPC.BRAMDSOCMRDDBUS29
TCELL61:IMUX.IMUX2PPC.BRAMDSOCMRDDBUS30
TCELL61:IMUX.IMUX3PPC.BRAMDSOCMRDDBUS31
TCELL61:IMUX.IMUX4PPC.FCMAPUDCDUPDATE
TCELL61:IMUX.IMUX5PPC.FCMAPUDCDGPRWRITE
TCELL61:IMUX.IMUX6PPC.FCMAPUDCDRAEN
TCELL61:IMUX.IMUX7PPC.FCMAPUDCDRBEN
TCELL61:IMUX.IMUX8PPC.TSTAPUC405EXERESULTI0
TCELL61:IMUX.IMUX9PPC.TSTAPUC405EXERESULTI1
TCELL61:IMUX.IMUX10PPC.TSTAPUC405EXERESULTI2
TCELL61:IMUX.IMUX11PPC.TSTAPUC405EXERESULTI3
TCELL61:IMUX.IMUX12PPC.TSTAPUC405EXECRI0
TCELL61:IMUX.IMUX13PPC.TSTAPUC405EXECRI1
TCELL61:IMUX.IMUX14PPC.TSTAPUC405EXECRI2
TCELL61:IMUX.IMUX15PPC.TSTAPUC405EXECRI3
TCELL61:IMUX.IMUX16PPC.TSTDSOCMC405RDDBUSI0
TCELL61:IMUX.IMUX17PPC.TSTDSOCMC405RDDBUSI1
TCELL61:IMUX.IMUX18PPC.TSTDSOCMC405RDDBUSI2
TCELL61:IMUX.IMUX19PPC.TSTDSOCMC405RDDBUSI3
TCELL61:OUT.BEST0PPC.DSOCMBRAMWRDBUS28
TCELL61:OUT.BEST1PPC.DSOCMBRAMWRDBUS29
TCELL61:OUT.BEST2PPC.DSOCMBRAMWRDBUS30
TCELL61:OUT.BEST3PPC.DSOCMBRAMWRDBUS31
TCELL61:OUT.BEST4PPC.APUFCMINSTRUCTION7
TCELL61:OUT.BEST5PPC.APUFCMINSTRUCTION6
TCELL61:OUT.BEST6PPC.APUFCMINSTRUCTION5
TCELL61:OUT.BEST7PPC.APUFCMINSTRUCTION4
TCELL61:OUT.SEC0PPC.APUFCMINSTRUCTION3
TCELL61:OUT.SEC1PPC.APUFCMINSTRUCTION2
TCELL61:OUT.SEC2PPC.APUFCMINSTRUCTION1
TCELL61:OUT.SEC3PPC.APUFCMINSTRUCTION0
TCELL61:OUT.HALF.BOT0PPC.TSTC405APUEXERADATAO0
TCELL61:OUT.HALF.BOT1PPC.TSTC405APUEXERADATAO1
TCELL61:OUT.HALF.BOT2PPC.TSTC405APUEXERADATAO2
TCELL61:OUT.HALF.BOT3PPC.TSTC405APUEXERADATAO3
TCELL61:OUT.HALF.BOT4PPC.TSTC405APUDCDINSTRUCTIONO0
TCELL61:OUT.HALF.BOT5PPC.TSTC405APUDCDINSTRUCTIONO1
TCELL61:OUT.HALF.BOT6PPC.TSTC405APUDCDINSTRUCTIONO2
TCELL61:OUT.HALF.BOT7PPC.TSTC405APUDCDINSTRUCTIONO3
TCELL61:OUT.HALF.TOP0PPC.TSTC405APUEXERADATAO0
TCELL61:OUT.HALF.TOP1PPC.TSTC405APUEXERADATAO1
TCELL61:OUT.HALF.TOP2PPC.TSTC405APUEXERADATAO2
TCELL61:OUT.HALF.TOP3PPC.TSTC405APUEXERADATAO3
TCELL61:OUT.HALF.TOP4PPC.TSTC405APUDCDINSTRUCTIONO0
TCELL61:OUT.HALF.TOP5PPC.TSTC405APUDCDINSTRUCTIONO1
TCELL61:OUT.HALF.TOP6PPC.TSTC405APUDCDINSTRUCTIONO2
TCELL61:OUT.HALF.TOP7PPC.TSTC405APUDCDINSTRUCTIONO3