Splitters
Tile LLH.B
Cells: 2
Bel LLH
Switchbox LLH
Destination | Source | Kind |
---|---|---|
TCELL0_LONG.IO.B0 | TCELL1_LONG.IO.B0 | bidirectional pass transistor |
TCELL1_LONG.IO.B0 | TCELL0_LONG.IO.B0 | bidirectional pass transistor |
Bitstream
Bit | Frame | ||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
1 | LLH:BIPASS.0.LONG.IO.B0.1.LONG.IO.B0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
LLH:BIPASS.0.LONG.IO.B0.1.LONG.IO.B0 | 0.16.1 |
---|---|
non-inverted | [0] |
Tile LLH.T
Cells: 2
Bel LLH
Switchbox LLH
Destination | Source | Kind |
---|---|---|
TCELL0_LONG.IO.T0 | TCELL1_LONG.IO.T0 | bidirectional pass transistor |
TCELL1_LONG.IO.T0 | TCELL0_LONG.IO.T0 | bidirectional pass transistor |
Bitstream
Bit | Frame | ||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
8 | LLH:BIPASS.0.LONG.IO.T0.1.LONG.IO.T0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
7 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
6 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
5 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
4 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
3 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
2 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
LLH:BIPASS.0.LONG.IO.T0.1.LONG.IO.T0 | 0.16.8 |
---|---|
non-inverted | [0] |
Tile LLV
Cells: 2
Bel LLV
Switchbox LLV
Destination | Source | Kind |
---|---|---|
TCELL0_LONG.V0 | TCELL1_LONG.V0 | bidirectional pass transistor |
TCELL0_LONG.V1 | TCELL1_LONG.V1 | bidirectional pass transistor |
TCELL1_LONG.V0 | TCELL0_LONG.V0 | bidirectional pass transistor |
TCELL1_LONG.V1 | TCELL0_LONG.V1 | bidirectional pass transistor |
Bitstream
Bit | Frame | |||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
0 | LLV:BIPASS.0.LONG.V0.1.LONG.V0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | LLV:BIPASS.0.LONG.V1.1.LONG.V1 |
LLV:BIPASS.0.LONG.V0.1.LONG.V0 | 0.21.0 |
---|---|
LLV:BIPASS.0.LONG.V1.1.LONG.V1 | 0.0.0 |
non-inverted | [0] |
Tile LLV.L
Cells: 2
Bel LLV
Switchbox LLV
Destination | Source | Kind |
---|---|---|
TCELL0_LONG.V0 | TCELL1_LONG.V0 | bidirectional pass transistor |
TCELL0_LONG.V1 | TCELL1_LONG.V1 | bidirectional pass transistor |
TCELL0_LONG.IO.L0 | TCELL1_LONG.IO.L0 | bidirectional pass transistor |
TCELL1_LONG.V0 | TCELL0_LONG.V0 | bidirectional pass transistor |
TCELL1_LONG.V1 | TCELL0_LONG.V1 | bidirectional pass transistor |
TCELL1_LONG.IO.L0 | TCELL0_LONG.IO.L0 | bidirectional pass transistor |
Bitstream
Bit | Frame | ||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
0 | LLV:BIPASS.0.LONG.IO.L0.1.LONG.IO.L0 | LLV:BIPASS.0.LONG.V0.1.LONG.V0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | LLV:BIPASS.0.LONG.V1.1.LONG.V1 |
LLV:BIPASS.0.LONG.IO.L0.1.LONG.IO.L0 | 0.22.0 |
---|---|
LLV:BIPASS.0.LONG.V0.1.LONG.V0 | 0.21.0 |
LLV:BIPASS.0.LONG.V1.1.LONG.V1 | 0.0.0 |
non-inverted | [0] |
Tile LLV.R
Cells: 2
Bel LLV
Switchbox LLV
Destination | Source | Kind |
---|---|---|
TCELL0_LONG.V0 | TCELL1_LONG.V0 | bidirectional pass transistor |
TCELL0_LONG.V1 | TCELL1_LONG.V1 | bidirectional pass transistor |
TCELL0_LONG.IO.R0 | TCELL1_LONG.IO.R0 | bidirectional pass transistor |
TCELL1_LONG.V0 | TCELL0_LONG.V0 | bidirectional pass transistor |
TCELL1_LONG.V1 | TCELL0_LONG.V1 | bidirectional pass transistor |
TCELL1_LONG.IO.R0 | TCELL0_LONG.IO.R0 | bidirectional pass transistor |
Bitstream
Bit | Frame | |||||||||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
35 | 34 | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
0 | LLV:BIPASS.0.LONG.V0.1.LONG.V0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | LLV:BIPASS.0.LONG.V1.1.LONG.V1 | - | - | - | - | - | - | - | - | - | - | - | - | - | LLV:BIPASS.0.LONG.IO.R0.1.LONG.IO.R0 |
Bit | Frame |
---|---|
0 | |
0 | ~MISC:TLC |
LLV:BIPASS.0.LONG.IO.R0.1.LONG.IO.R0 | 0.0.0 |
---|---|
LLV:BIPASS.0.LONG.V0.1.LONG.V0 | 0.35.0 |
LLV:BIPASS.0.LONG.V1.1.LONG.V1 | 0.14.0 |
non-inverted | [0] |
MISC:TLC | 1.0.0 |
---|---|
inverted | ~[0] |
Tile LLV.LS
Cells: 2
Bel LLV
Switchbox LLV
Destination | Source | Kind |
---|---|---|
TCELL0_LONG.IO.L0 | TCELL1_LONG.IO.L0 | bidirectional pass transistor |
TCELL1_LONG.IO.L0 | TCELL0_LONG.IO.L0 | bidirectional pass transistor |
Bitstream
Bit | Frame | ||||||||||||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
2 | LLV:BIPASS.0.LONG.IO.L0.1.LONG.IO.L0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
1 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
0 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
LLV:BIPASS.0.LONG.IO.L0.1.LONG.IO.L0 | 0.28.2 |
---|---|
non-inverted | [0] |
Tile LLV.RS
Cells: 2
Bel LLV
Switchbox LLV
Destination | Source | Kind |
---|---|---|
TCELL0_LONG.IO.R0 | TCELL1_LONG.IO.R0 | bidirectional pass transistor |
TCELL1_LONG.IO.R0 | TCELL0_LONG.IO.R0 | bidirectional pass transistor |
Bitstream
Bit | Frame | |||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
0 | LLV:BIPASS.0.LONG.IO.R0.1.LONG.IO.R0 | - | - | - | - | - | - | - | - | - | - | - | - | ~MISC:TLC |
LLV:BIPASS.0.LONG.IO.R0.1.LONG.IO.R0 | 0.13.0 |
---|---|
non-inverted | [0] |
MISC:TLC | 0.0.0 |
---|---|
inverted | ~[0] |