Project Combine

Contents:

  • Xilinx XC9500, XC9500XL, XC9500XV CPLDs
    • Introduction
    • Device structure
    • Bitstream structure — XC9500
    • Bitstream structure — XC9500XL/XV
    • Database schema
    • Database — devices
      • XC9536
      • XC9572
      • XC95108
      • XC95144
      • XC95216
      • XC95288
      • XC9536XL, XA9536XL
      • XC9572XL, XA9572XL
      • XC95144XL, XA95144XL
      • XC95288XL
      • XC9536XV
      • XC9572XV
      • XC95144XV
      • XC95288XV
    • JTAG interface
  • Xilinx XPLA3 CPLDs
  • Xilinx Coolrunner II CPLDs
  • Xilinx FPGAs
Project Combine
  • Xilinx XC9500, XC9500XL, XC9500XV CPLDs
  • Database — devices
  • View page source

Database — devices

Contents:

  • XC9536
    • I/O pins
    • Speed data
    • IMUX bits
  • XC9572
    • I/O pins
    • Speed data
    • IMUX bits
  • XC95108
    • I/O pins
    • Speed data
    • IMUX bits
  • XC95144
    • I/O pins
    • Speed data
    • IMUX bits
  • XC95216
    • I/O pins
    • Speed data
    • IMUX bits
  • XC95288
    • I/O pins
    • Speed data
    • IMUX bits
    • UIM IBUF bits
  • XC9536XL, XA9536XL
    • I/O pins
    • Speed data
    • IMUX bits
  • XC9572XL, XA9572XL
    • I/O pins
    • Speed data
    • IMUX bits
  • XC95144XL, XA95144XL
    • I/O pins
    • Speed data
    • IMUX bits
  • XC95288XL
    • I/O pins
    • Speed data
    • IMUX bits
  • XC9536XV
    • I/O pins
    • Speed data
    • IMUX bits
  • XC9572XV
    • I/O pins
    • Speed data
    • IMUX bits
  • XC95144XV
    • I/O pins
    • Speed data
    • IMUX bits
  • XC95288XV
    • I/O pins
    • Speed data
    • IMUX bits
Previous Next

© Copyright 2023, Wanda.

Built with Sphinx using a theme provided by Read the Docs.