Project Combine

Contents:

  • Xilinx XC9500, XC9500XL, XC9500XV CPLDs
  • Xilinx XPLA3 CPLDs
    • Introduction
    • Device structure
    • Bitstream structure
    • Database schema
    • Database — devices
      • XCR3032XL
      • XCR3064XL
      • XCR3128XL
      • XCR3256XL
      • XCR3384XL
      • XCR3512XL
    • JTAG interface
  • Xilinx Coolrunner II CPLDs
  • Xilinx FPGAs
Project Combine
  • Xilinx XPLA3 CPLDs
  • Database — devices
  • View page source

Database — devices

Contents:

  • XCR3032XL
    • I/O pins
    • Speed data
    • IMUX bits
    • Global bits
      • JED mapping
  • XCR3064XL
    • I/O pins
    • Speed data
    • IMUX bits
    • Global bits
      • JED mapping
  • XCR3128XL
    • I/O pins
    • Speed data
    • IMUX bits
    • Global bits
      • JED mapping
  • XCR3256XL
    • I/O pins
    • Speed data
    • IMUX bits
    • Global bits
      • JED mapping
  • XCR3384XL
    • I/O pins
    • Speed data
    • IMUX bits
    • Global bits
      • JED mapping
  • XCR3512XL
    • I/O pins
    • Speed data
    • IMUX bits
    • Global bits
      • JED mapping
Previous Next

© Copyright 2023, Wanda.

Built with Sphinx using a theme provided by Read the Docs.