Multi-gigabit transceivers — Virtex 2 Pro

Todo

document

Bitstream

GIGABIT.B

GIGABIT.B bittile 0
RowColumn
0123
0 ---GT:TX_DATA_WIDTH[0]
1 ---GT:TX_DATA_WIDTH[1]
2 ---GT:REF_CLK_V_SEL
3 ---GT:CRC_FORMAT[0]
4 ---GT:CRC_FORMAT[1]
5 ---GT:CRC_START_OF_PKT[0]
6 ---GT:CRC_START_OF_PKT[1]
7 ---GT:CRC_START_OF_PKT[2]
8 ---GT:CRC_START_OF_PKT[3]
9 ---GT:CRC_START_OF_PKT[4]
10 ---GT:CRC_START_OF_PKT[5]
11 ---GT:CRC_START_OF_PKT[6]
12 ---GT:CRC_START_OF_PKT[7]
13 ---GT:CRC_END_OF_PKT[0]
14 ---GT:CRC_END_OF_PKT[1]
15 ---GT:CRC_END_OF_PKT[2]
16 ---GT:CRC_END_OF_PKT[3]
17 ---GT:CRC_END_OF_PKT[4]
18 ---GT:CRC_END_OF_PKT[5]
19 ---GT:CRC_END_OF_PKT[6]
20 ---GT:CRC_END_OF_PKT[7]
21 ----
22 ----
23 ----
24 ----
25 ----
26 ----
27 ----
28 ----
29 ----
30 ----
31 ----
32 ----
33 ----
34 ----
35 ---GT:SERDES_10B
36 ---GT:TX_BUFFER_USE
37 ---GT:TX_CRC_USE
38 ---GT:TX_CRC_FORCE_VALUE[0]
39 ---GT:TX_CRC_FORCE_VALUE[1]
40 ---GT:TX_CRC_FORCE_VALUE[2]
41 ---GT:TX_CRC_FORCE_VALUE[3]
42 ---GT:TX_CRC_FORCE_VALUE[4]
43 ---GT:TX_CRC_FORCE_VALUE[5]
44 ---GT:TX_CRC_FORCE_VALUE[6]
45 ---GT:TX_CRC_FORCE_VALUE[7]
46 ----
47 ----
48 ----
49 ----
50 ----
51 ----
52 ----
53 ----
54 ----
55 ----
56 ----
57 ----
58 ----
59 ----
60 ----
61 ----
62 ----
63 ----
64 ----
65 ----
66 ----
67 ----
68 ----
69 ----
70 ----
71 ----
72 ----
73 ---GT:TX_DIFF_CTRL[2]
74 ---GT:ENABLE
75 ---GT:TX_PREEMPHASIS[1]
76 ---GT:TX_PREEMPHASIS[0]
77 ---GT:TX_DIFF_CTRL[0]
78 ---GT:TX_DIFF_CTRL[1]
79 ---GT:TERMINATION_IMP
GIGABIT.B bittile 1
RowColumn
0123
0 ---GT:ALIGN_COMMA_MSB
1 ---GT:COMMA_10B_MASK[9]
2 ---GT:COMMA_10B_MASK[8]
3 ---GT:COMMA_10B_MASK[7]
4 ---GT:COMMA_10B_MASK[6]
5 ---GT:COMMA_10B_MASK[5]
6 ---GT:COMMA_10B_MASK[4]
7 ---GT:COMMA_10B_MASK[3]
8 ---GT:COMMA_10B_MASK[2]
9 ---GT:COMMA_10B_MASK[1]
10 ---GT:COMMA_10B_MASK[0]
11 ---GT:MCOMMA_10B_VALUE[9]
12 ---GT:MCOMMA_10B_VALUE[8]
13 ---GT:MCOMMA_10B_VALUE[7]
14 ---GT:MCOMMA_10B_VALUE[6]
15 ---GT:MCOMMA_10B_VALUE[5]
16 ---GT:MCOMMA_10B_VALUE[4]
17 ---GT:MCOMMA_10B_VALUE[3]
18 ---GT:MCOMMA_10B_VALUE[2]
19 ---GT:MCOMMA_10B_VALUE[1]
20 ---GT:MCOMMA_10B_VALUE[0]
21 ----
22 ---GT:MCOMMA_DETECT
23 ---GT:PCOMMA_10B_VALUE[9]
24 ---GT:PCOMMA_10B_VALUE[8]
25 ---GT:PCOMMA_10B_VALUE[7]
26 ---GT:PCOMMA_10B_VALUE[6]
27 ---GT:PCOMMA_10B_VALUE[5]
28 ---GT:PCOMMA_10B_VALUE[4]
29 ---GT:PCOMMA_10B_VALUE[3]
30 ---GT:PCOMMA_10B_VALUE[2]
31 ---GT:PCOMMA_10B_VALUE[1]
32 ---GT:PCOMMA_10B_VALUE[0]
33 ----
34 ---GT:PCOMMA_DETECT
35 ----
36 ---GT:CLK_COR_SEQ_1_4[0]
37 ---GT:CLK_COR_SEQ_1_4[1]
38 ---GT:CLK_COR_SEQ_1_4[2]
39 ---GT:CLK_COR_SEQ_1_4[3]
40 ---GT:CLK_COR_SEQ_1_4[4]
41 ---GT:CLK_COR_SEQ_1_4[5]
42 ---GT:CLK_COR_SEQ_1_4[6]
43 ---GT:CLK_COR_SEQ_1_4[7]
44 ---GT:CLK_COR_SEQ_1_4[8]
45 ---GT:CLK_COR_SEQ_1_4[9]
46 ---GT:CLK_COR_SEQ_1_4[10]
47 ---GT:CLK_COR_SEQ_1_3[0]
48 ---GT:CLK_COR_SEQ_1_3[1]
49 ---GT:CLK_COR_SEQ_1_3[2]
50 ---GT:CLK_COR_SEQ_1_3[3]
51 ---GT:CLK_COR_SEQ_1_3[4]
52 ---GT:CLK_COR_SEQ_1_3[5]
53 ---GT:CLK_COR_SEQ_1_3[6]
54 ---GT:CLK_COR_SEQ_1_3[7]
55 ---GT:CLK_COR_SEQ_1_3[8]
56 ---GT:CLK_COR_SEQ_1_3[9]
57 ---GT:CLK_COR_SEQ_1_3[10]
58 ---GT:CLK_COR_SEQ_1_2[0]
59 ---GT:CLK_COR_SEQ_1_2[1]
60 ---GT:CLK_COR_SEQ_1_2[2]
61 ---GT:CLK_COR_SEQ_1_2[3]
62 ---GT:CLK_COR_SEQ_1_2[4]
63 ---GT:CLK_COR_SEQ_1_2[5]
64 ---GT:CLK_COR_SEQ_1_2[6]
65 ---GT:CLK_COR_SEQ_1_2[7]
66 ---GT:CLK_COR_SEQ_1_2[8]
67 ---GT:CLK_COR_SEQ_1_2[9]
68 ---GT:CLK_COR_SEQ_1_2[10]
69 ---GT:CLK_COR_SEQ_1_1[0]
70 ---GT:CLK_COR_SEQ_1_1[1]
71 ---GT:CLK_COR_SEQ_1_1[2]
72 ---GT:CLK_COR_SEQ_1_1[3]
73 ---GT:CLK_COR_SEQ_1_1[4]
74 ---GT:CLK_COR_SEQ_1_1[5]
75 ---GT:CLK_COR_SEQ_1_1[6]
76 ---GT:CLK_COR_SEQ_1_1[7]
77 ---GT:CLK_COR_SEQ_1_1[8]
78 ---GT:CLK_COR_SEQ_1_1[9]
79 ---GT:CLK_COR_SEQ_1_1[10]
GIGABIT.B bittile 2
RowColumn
0123
0 ---GT:RX_DATA_WIDTH[0]
1 ---GT:RX_DATA_WIDTH[1]
2 ----
3 ----
4 ---GT:CHAN_BOND_MODE[0]
5 ---GT:CHAN_BOND_MODE[1]
6 ---GT:CHAN_BOND_OFFSET[0]
7 ---GT:CHAN_BOND_OFFSET[1]
8 ---GT:CHAN_BOND_OFFSET[2]
9 ---GT:CHAN_BOND_OFFSET[3]
10 ---GT:CLK_CORRECT_USE
11 ---GT:CLK_COR_INSERT_IDLE_FLAG
12 ---GT:CLK_COR_KEEP_IDLE
13 ---GT:CLK_COR_REPEAT_WAIT[0]
14 ---GT:CLK_COR_REPEAT_WAIT[1]
15 ---GT:CLK_COR_REPEAT_WAIT[2]
16 ---GT:CLK_COR_REPEAT_WAIT[3]
17 ---GT:CLK_COR_REPEAT_WAIT[4]
18 ----
19 ----
20 ----
21 ----
22 ----
23 ---GT:CHAN_BOND_ONE_SHOT
24 ---GT:RX_DECODE_USE
25 ---GT:RX_BUFFER_USE
26 ---GT:RX_BUFFER_LIMIT[0]
27 ---GT:RX_BUFFER_LIMIT[1]
28 ---GT:RX_BUFFER_LIMIT[2]
29 ---GT:RX_BUFFER_LIMIT[3]
30 ---GT:DEC_VALID_COMMA_ONLY
31 ---GT:DEC_PCOMMA_DETECT
32 ---GT:DEC_MCOMMA_DETECT
33 ---GT:CLK_COR_SEQ_LEN[0]
34 ---GT:CLK_COR_SEQ_LEN[1]
35 ---GT:CLK_COR_SEQ_2_USE
36 ---GT:CLK_COR_SEQ_2_4[0]
37 ---GT:CLK_COR_SEQ_2_4[1]
38 ---GT:CLK_COR_SEQ_2_4[2]
39 ---GT:CLK_COR_SEQ_2_4[3]
40 ---GT:CLK_COR_SEQ_2_4[4]
41 ---GT:CLK_COR_SEQ_2_4[5]
42 ---GT:CLK_COR_SEQ_2_4[6]
43 ---GT:CLK_COR_SEQ_2_4[7]
44 ---GT:CLK_COR_SEQ_2_4[8]
45 ---GT:CLK_COR_SEQ_2_4[9]
46 ---GT:CLK_COR_SEQ_2_4[10]
47 ---GT:CLK_COR_SEQ_2_3[0]
48 ---GT:CLK_COR_SEQ_2_3[1]
49 ---GT:CLK_COR_SEQ_2_3[2]
50 ---GT:CLK_COR_SEQ_2_3[3]
51 ---GT:CLK_COR_SEQ_2_3[4]
52 ---GT:CLK_COR_SEQ_2_3[5]
53 ---GT:CLK_COR_SEQ_2_3[6]
54 ---GT:CLK_COR_SEQ_2_3[7]
55 ---GT:CLK_COR_SEQ_2_3[8]
56 ---GT:CLK_COR_SEQ_2_3[9]
57 ---GT:CLK_COR_SEQ_2_3[10]
58 ---GT:CLK_COR_SEQ_2_2[0]
59 ---GT:CLK_COR_SEQ_2_2[1]
60 ---GT:CLK_COR_SEQ_2_2[2]
61 ---GT:CLK_COR_SEQ_2_2[3]
62 ---GT:CLK_COR_SEQ_2_2[4]
63 ---GT:CLK_COR_SEQ_2_2[5]
64 ---GT:CLK_COR_SEQ_2_2[6]
65 ---GT:CLK_COR_SEQ_2_2[7]
66 ---GT:CLK_COR_SEQ_2_2[8]
67 ---GT:CLK_COR_SEQ_2_2[9]
68 ---GT:CLK_COR_SEQ_2_2[10]
69 ---GT:CLK_COR_SEQ_2_1[0]
70 ---GT:CLK_COR_SEQ_2_1[1]
71 ---GT:CLK_COR_SEQ_2_1[2]
72 ---GT:CLK_COR_SEQ_2_1[3]
73 ---GT:CLK_COR_SEQ_2_1[4]
74 ---GT:CLK_COR_SEQ_2_1[5]
75 ---GT:CLK_COR_SEQ_2_1[6]
76 ---GT:CLK_COR_SEQ_2_1[7]
77 ---GT:CLK_COR_SEQ_2_1[8]
78 ---GT:CLK_COR_SEQ_2_1[9]
79 ---GT:CLK_COR_SEQ_2_1[10]
GIGABIT.B bittile 3
RowColumn
0123
0 ----
1 ----
2 ----
3 ----
4 ----
5 ----
6 ----
7 ----
8 ----
9 ----
10 ----
11 ----
12 ----
13 ----
14 ----
15 ----
16 ----
17 ----
18 ----
19 ----
20 ----
21 ----
22 ----
23 ----
24 ----
25 ----
26 ----
27 ----
28 ----
29 ---GT:TEST_MODE_1
30 ---GT:TEST_MODE_2
31 ---GT:TEST_MODE_3
32 ---GT:TEST_MODE_4
33 ---GT:TEST_MODE_5
34 ---GT:TEST_MODE_6
35 ---GT:RX_CRC_USE
36 ---GT:CHAN_BOND_SEQ_1_4[0]
37 ---GT:CHAN_BOND_SEQ_1_4[1]
38 ---GT:CHAN_BOND_SEQ_1_4[2]
39 ---GT:CHAN_BOND_SEQ_1_4[3]
40 ---GT:CHAN_BOND_SEQ_1_4[4]
41 ---GT:CHAN_BOND_SEQ_1_4[5]
42 ---GT:CHAN_BOND_SEQ_1_4[6]
43 ---GT:CHAN_BOND_SEQ_1_4[7]
44 ---GT:CHAN_BOND_SEQ_1_4[8]
45 ---GT:CHAN_BOND_SEQ_1_4[9]
46 ---GT:CHAN_BOND_SEQ_1_4[10]
47 ---GT:CHAN_BOND_SEQ_1_3[0]
48 ---GT:CHAN_BOND_SEQ_1_3[1]
49 ---GT:CHAN_BOND_SEQ_1_3[2]
50 ---GT:CHAN_BOND_SEQ_1_3[3]
51 ---GT:CHAN_BOND_SEQ_1_3[4]
52 ---GT:CHAN_BOND_SEQ_1_3[5]
53 ---GT:CHAN_BOND_SEQ_1_3[6]
54 ---GT:CHAN_BOND_SEQ_1_3[7]
55 ---GT:CHAN_BOND_SEQ_1_3[8]
56 ---GT:CHAN_BOND_SEQ_1_3[9]
57 ---GT:CHAN_BOND_SEQ_1_3[10]
58 ---GT:CHAN_BOND_SEQ_1_2[0]
59 ---GT:CHAN_BOND_SEQ_1_2[1]
60 ---GT:CHAN_BOND_SEQ_1_2[2]
61 ---GT:CHAN_BOND_SEQ_1_2[3]
62 ---GT:CHAN_BOND_SEQ_1_2[4]
63 ---GT:CHAN_BOND_SEQ_1_2[5]
64 ---GT:CHAN_BOND_SEQ_1_2[6]
65 ---GT:CHAN_BOND_SEQ_1_2[7]
66 ---GT:CHAN_BOND_SEQ_1_2[8]
67 ---GT:CHAN_BOND_SEQ_1_2[9]
68 ---GT:CHAN_BOND_SEQ_1_2[10]
69 ---GT:CHAN_BOND_SEQ_1_1[0]
70 ---GT:CHAN_BOND_SEQ_1_1[1]
71 ---GT:CHAN_BOND_SEQ_1_1[2]
72 ---GT:CHAN_BOND_SEQ_1_1[3]
73 ---GT:CHAN_BOND_SEQ_1_1[4]
74 ---GT:CHAN_BOND_SEQ_1_1[5]
75 ---GT:CHAN_BOND_SEQ_1_1[6]
76 ---GT:CHAN_BOND_SEQ_1_1[7]
77 ---GT:CHAN_BOND_SEQ_1_1[8]
78 ---GT:CHAN_BOND_SEQ_1_1[9]
79 ---GT:CHAN_BOND_SEQ_1_1[10]
GIGABIT.B bittile 4
RowColumn
0123
0 ----
1 ----
2 ----
3 ----
4 ----
5 ----
6 ----
7 ----
8 ----
9 ----
10 ----
11 ----
12 ----
13 ----
14 ----
15 ----
16 ----
17 ---GT:RX_LOS_THRESHOLD[0]
18 ---GT:RX_LOS_THRESHOLD[1]
19 ---GT:RX_LOS_THRESHOLD[2]
20 ---GT:RX_LOS_INVALID_INCR[0]
21 ---GT:RX_LOS_INVALID_INCR[1]
22 ---GT:RX_LOS_INVALID_INCR[2]
23 ---GT:RX_LOSS_OF_SYNC_FSM
24 ---GT:CHAN_BOND_LIMIT[0]
25 ---GT:CHAN_BOND_LIMIT[1]
26 ---GT:CHAN_BOND_LIMIT[2]
27 ---GT:CHAN_BOND_LIMIT[3]
28 ---GT:CHAN_BOND_LIMIT[4]
29 ---GT:CHAN_BOND_WAIT[0]
30 ---GT:CHAN_BOND_WAIT[1]
31 ---GT:CHAN_BOND_WAIT[2]
32 ---GT:CHAN_BOND_WAIT[3]
33 ---GT:CHAN_BOND_SEQ_LEN[0]
34 ---GT:CHAN_BOND_SEQ_LEN[1]
35 ---GT:CHAN_BOND_SEQ_2_USE
36 ---GT:CHAN_BOND_SEQ_2_4[0]
37 ---GT:CHAN_BOND_SEQ_2_4[1]
38 ---GT:CHAN_BOND_SEQ_2_4[2]
39 ---GT:CHAN_BOND_SEQ_2_4[3]
40 ---GT:CHAN_BOND_SEQ_2_4[4]
41 ---GT:CHAN_BOND_SEQ_2_4[5]
42 ---GT:CHAN_BOND_SEQ_2_4[6]
43 ---GT:CHAN_BOND_SEQ_2_4[7]
44 ---GT:CHAN_BOND_SEQ_2_4[8]
45 ---GT:CHAN_BOND_SEQ_2_4[9]
46 ---GT:CHAN_BOND_SEQ_2_4[10]
47 ---GT:CHAN_BOND_SEQ_2_3[0]
48 ---GT:CHAN_BOND_SEQ_2_3[1]
49 ---GT:CHAN_BOND_SEQ_2_3[2]
50 ---GT:CHAN_BOND_SEQ_2_3[3]
51 ---GT:CHAN_BOND_SEQ_2_3[4]
52 ---GT:CHAN_BOND_SEQ_2_3[5]
53 ---GT:CHAN_BOND_SEQ_2_3[6]
54 ---GT:CHAN_BOND_SEQ_2_3[7]
55 ---GT:CHAN_BOND_SEQ_2_3[8]
56 ---GT:CHAN_BOND_SEQ_2_3[9]
57 ---GT:CHAN_BOND_SEQ_2_3[10]
58 ---GT:CHAN_BOND_SEQ_2_2[0]
59 ---GT:CHAN_BOND_SEQ_2_2[1]
60 ---GT:CHAN_BOND_SEQ_2_2[2]
61 ---GT:CHAN_BOND_SEQ_2_2[3]
62 ---GT:CHAN_BOND_SEQ_2_2[4]
63 ---GT:CHAN_BOND_SEQ_2_2[5]
64 ---GT:CHAN_BOND_SEQ_2_2[6]
65 ---GT:CHAN_BOND_SEQ_2_2[7]
66 ---GT:CHAN_BOND_SEQ_2_2[8]
67 ---GT:CHAN_BOND_SEQ_2_2[9]
68 ---GT:CHAN_BOND_SEQ_2_2[10]
69 ---GT:CHAN_BOND_SEQ_2_1[0]
70 ---GT:CHAN_BOND_SEQ_2_1[1]
71 ---GT:CHAN_BOND_SEQ_2_1[2]
72 ---GT:CHAN_BOND_SEQ_2_1[3]
73 ---GT:CHAN_BOND_SEQ_2_1[4]
74 ---GT:CHAN_BOND_SEQ_2_1[5]
75 ---GT:CHAN_BOND_SEQ_2_1[6]
76 ---GT:CHAN_BOND_SEQ_2_1[7]
77 ---GT:CHAN_BOND_SEQ_2_1[8]
78 ---GT:CHAN_BOND_SEQ_2_1[9]
79 ---GT:CHAN_BOND_SEQ_2_1[10]
GT:RX_DATA_WIDTH[2, 3, 1][2, 3, 0]
GT:TX_DATA_WIDTH[0, 3, 1][0, 3, 0]
400
101
210
GT:ALIGN_COMMA_MSB[1, 3, 0]
GT:CHAN_BOND_ONE_SHOT[2, 3, 23]
GT:CHAN_BOND_SEQ_2_USE[4, 3, 35]
GT:CLK_CORRECT_USE[2, 3, 10]
GT:CLK_COR_INSERT_IDLE_FLAG[2, 3, 11]
GT:CLK_COR_KEEP_IDLE[2, 3, 12]
GT:CLK_COR_SEQ_2_USE[2, 3, 35]
GT:DEC_MCOMMA_DETECT[2, 3, 32]
GT:DEC_PCOMMA_DETECT[2, 3, 31]
GT:DEC_VALID_COMMA_ONLY[2, 3, 30]
GT:ENABLE[0, 3, 74]
GT:MCOMMA_DETECT[1, 3, 22]
GT:PCOMMA_DETECT[1, 3, 34]
GT:REF_CLK_V_SEL[0, 3, 2]
GT:RX_BUFFER_USE[2, 3, 25]
GT:RX_CRC_USE[3, 3, 35]
GT:RX_DECODE_USE[2, 3, 24]
GT:RX_LOSS_OF_SYNC_FSM[4, 3, 23]
GT:SERDES_10B[0, 3, 35]
GT:TEST_MODE_1[3, 3, 29]
GT:TEST_MODE_2[3, 3, 30]
GT:TEST_MODE_3[3, 3, 31]
GT:TEST_MODE_4[3, 3, 32]
GT:TEST_MODE_5[3, 3, 33]
GT:TEST_MODE_6[3, 3, 34]
GT:TX_BUFFER_USE[0, 3, 36]
GT:TX_CRC_USE[0, 3, 37]
Non-inverted[0]
GT:CRC_FORMAT[0, 3, 4][0, 3, 3]
USER_MODE00
ETHERNET01
INFINIBAND10
FIBRE_CHAN11
GT:CRC_END_OF_PKT[0, 3, 20][0, 3, 19][0, 3, 18][0, 3, 17][0, 3, 16][0, 3, 15][0, 3, 14][0, 3, 13]
GT:CRC_START_OF_PKT[0, 3, 12][0, 3, 11][0, 3, 10][0, 3, 9][0, 3, 8][0, 3, 7][0, 3, 6][0, 3, 5]
K28_000011100
K28_100111100
K28_201011100
K28_301111100
K28_410011100
K28_510111100
K28_611011100
K23_711110111
K27_711111011
K28_711111100
K29_711111101
K30_711111110
GT:TX_CRC_FORCE_VALUE[0, 3, 45][0, 3, 44][0, 3, 43][0, 3, 42][0, 3, 41][0, 3, 40][0, 3, 39][0, 3, 38]
Non-inverted[7][6][5][4][3][2][1][0]
GT:TX_PREEMPHASIS[0, 3, 75][0, 3, 76]
Non-inverted[1][0]
GT:TX_DIFF_CTRL[0, 3, 73][0, 3, 78][0, 3, 77]
500000
400001
600010
700011
800101
GT:TERMINATION_IMP[0, 3, 79]
500
751
GT:COMMA_10B_MASK[1, 3, 1][1, 3, 2][1, 3, 3][1, 3, 4][1, 3, 5][1, 3, 6][1, 3, 7][1, 3, 8][1, 3, 9][1, 3, 10]
GT:MCOMMA_10B_VALUE[1, 3, 11][1, 3, 12][1, 3, 13][1, 3, 14][1, 3, 15][1, 3, 16][1, 3, 17][1, 3, 18][1, 3, 19][1, 3, 20]
GT:PCOMMA_10B_VALUE[1, 3, 23][1, 3, 24][1, 3, 25][1, 3, 26][1, 3, 27][1, 3, 28][1, 3, 29][1, 3, 30][1, 3, 31][1, 3, 32]
Non-inverted[9][8][7][6][5][4][3][2][1][0]
GT:CHAN_BOND_SEQ_1_1[3, 3, 79][3, 3, 78][3, 3, 77][3, 3, 76][3, 3, 75][3, 3, 74][3, 3, 73][3, 3, 72][3, 3, 71][3, 3, 70][3, 3, 69]
GT:CHAN_BOND_SEQ_1_2[3, 3, 68][3, 3, 67][3, 3, 66][3, 3, 65][3, 3, 64][3, 3, 63][3, 3, 62][3, 3, 61][3, 3, 60][3, 3, 59][3, 3, 58]
GT:CHAN_BOND_SEQ_1_3[3, 3, 57][3, 3, 56][3, 3, 55][3, 3, 54][3, 3, 53][3, 3, 52][3, 3, 51][3, 3, 50][3, 3, 49][3, 3, 48][3, 3, 47]
GT:CHAN_BOND_SEQ_1_4[3, 3, 46][3, 3, 45][3, 3, 44][3, 3, 43][3, 3, 42][3, 3, 41][3, 3, 40][3, 3, 39][3, 3, 38][3, 3, 37][3, 3, 36]
GT:CHAN_BOND_SEQ_2_1[4, 3, 79][4, 3, 78][4, 3, 77][4, 3, 76][4, 3, 75][4, 3, 74][4, 3, 73][4, 3, 72][4, 3, 71][4, 3, 70][4, 3, 69]
GT:CHAN_BOND_SEQ_2_2[4, 3, 68][4, 3, 67][4, 3, 66][4, 3, 65][4, 3, 64][4, 3, 63][4, 3, 62][4, 3, 61][4, 3, 60][4, 3, 59][4, 3, 58]
GT:CHAN_BOND_SEQ_2_3[4, 3, 57][4, 3, 56][4, 3, 55][4, 3, 54][4, 3, 53][4, 3, 52][4, 3, 51][4, 3, 50][4, 3, 49][4, 3, 48][4, 3, 47]
GT:CHAN_BOND_SEQ_2_4[4, 3, 46][4, 3, 45][4, 3, 44][4, 3, 43][4, 3, 42][4, 3, 41][4, 3, 40][4, 3, 39][4, 3, 38][4, 3, 37][4, 3, 36]
GT:CLK_COR_SEQ_1_1[1, 3, 79][1, 3, 78][1, 3, 77][1, 3, 76][1, 3, 75][1, 3, 74][1, 3, 73][1, 3, 72][1, 3, 71][1, 3, 70][1, 3, 69]
GT:CLK_COR_SEQ_1_2[1, 3, 68][1, 3, 67][1, 3, 66][1, 3, 65][1, 3, 64][1, 3, 63][1, 3, 62][1, 3, 61][1, 3, 60][1, 3, 59][1, 3, 58]
GT:CLK_COR_SEQ_1_3[1, 3, 57][1, 3, 56][1, 3, 55][1, 3, 54][1, 3, 53][1, 3, 52][1, 3, 51][1, 3, 50][1, 3, 49][1, 3, 48][1, 3, 47]
GT:CLK_COR_SEQ_1_4[1, 3, 46][1, 3, 45][1, 3, 44][1, 3, 43][1, 3, 42][1, 3, 41][1, 3, 40][1, 3, 39][1, 3, 38][1, 3, 37][1, 3, 36]
GT:CLK_COR_SEQ_2_1[2, 3, 79][2, 3, 78][2, 3, 77][2, 3, 76][2, 3, 75][2, 3, 74][2, 3, 73][2, 3, 72][2, 3, 71][2, 3, 70][2, 3, 69]
GT:CLK_COR_SEQ_2_2[2, 3, 68][2, 3, 67][2, 3, 66][2, 3, 65][2, 3, 64][2, 3, 63][2, 3, 62][2, 3, 61][2, 3, 60][2, 3, 59][2, 3, 58]
GT:CLK_COR_SEQ_2_3[2, 3, 57][2, 3, 56][2, 3, 55][2, 3, 54][2, 3, 53][2, 3, 52][2, 3, 51][2, 3, 50][2, 3, 49][2, 3, 48][2, 3, 47]
GT:CLK_COR_SEQ_2_4[2, 3, 46][2, 3, 45][2, 3, 44][2, 3, 43][2, 3, 42][2, 3, 41][2, 3, 40][2, 3, 39][2, 3, 38][2, 3, 37][2, 3, 36]
Non-inverted[10][9][8][7][6][5][4][3][2][1][0]
GT:CHAN_BOND_MODE[2, 3, 5][2, 3, 4]
NONE00
MASTER01
SLAVE_1_HOP10
SLAVE_2_HOPS11
GT:CHAN_BOND_OFFSET[2, 3, 9][2, 3, 8][2, 3, 7][2, 3, 6]
GT:CHAN_BOND_WAIT[4, 3, 32][4, 3, 31][4, 3, 30][4, 3, 29]
GT:RX_BUFFER_LIMIT[2, 3, 29][2, 3, 28][2, 3, 27][2, 3, 26]
Non-inverted[3][2][1][0]
GT:CHAN_BOND_LIMIT[4, 3, 28][4, 3, 27][4, 3, 26][4, 3, 25][4, 3, 24]
GT:CLK_COR_REPEAT_WAIT[2, 3, 17][2, 3, 16][2, 3, 15][2, 3, 14][2, 3, 13]
Non-inverted[4][3][2][1][0]
GT:CHAN_BOND_SEQ_LEN[4, 3, 34][4, 3, 33]
GT:CLK_COR_SEQ_LEN[2, 3, 34][2, 3, 33]
400
101
210
311
GT:RX_LOS_THRESHOLD[4, 3, 19][4, 3, 18][4, 3, 17]
4000
8001
16010
32011
64100
128101
256110
512111
GT:RX_LOS_INVALID_INCR[4, 3, 22][4, 3, 21][4, 3, 20]
1000
2001
4010
8011
16100
32101
64110
128111

GIGABIT.T

GIGABIT.T bittile 0
RowColumn
0
0 GT:TX_DATA_WIDTH[0]
1 GT:TX_DATA_WIDTH[1]
2 GT:REF_CLK_V_SEL
3 GT:CRC_FORMAT[0]
4 GT:CRC_FORMAT[1]
5 GT:CRC_START_OF_PKT[0]
6 GT:CRC_START_OF_PKT[1]
7 GT:CRC_START_OF_PKT[2]
8 GT:CRC_START_OF_PKT[3]
9 GT:CRC_START_OF_PKT[4]
10 GT:CRC_START_OF_PKT[5]
11 GT:CRC_START_OF_PKT[6]
12 GT:CRC_START_OF_PKT[7]
13 GT:CRC_END_OF_PKT[0]
14 GT:CRC_END_OF_PKT[1]
15 GT:CRC_END_OF_PKT[2]
16 GT:CRC_END_OF_PKT[3]
17 GT:CRC_END_OF_PKT[4]
18 GT:CRC_END_OF_PKT[5]
19 GT:CRC_END_OF_PKT[6]
20 GT:CRC_END_OF_PKT[7]
21 -
22 -
23 -
24 -
25 -
26 -
27 -
28 -
29 -
30 -
31 -
32 -
33 -
34 -
35 GT:SERDES_10B
36 GT:TX_BUFFER_USE
37 GT:TX_CRC_USE
38 GT:TX_CRC_FORCE_VALUE[0]
39 GT:TX_CRC_FORCE_VALUE[1]
40 GT:TX_CRC_FORCE_VALUE[2]
41 GT:TX_CRC_FORCE_VALUE[3]
42 GT:TX_CRC_FORCE_VALUE[4]
43 GT:TX_CRC_FORCE_VALUE[5]
44 GT:TX_CRC_FORCE_VALUE[6]
45 GT:TX_CRC_FORCE_VALUE[7]
46 -
47 -
48 -
49 -
50 -
51 -
52 -
53 -
54 -
55 -
56 -
57 -
58 -
59 -
60 -
61 -
62 -
63 -
64 -
65 -
66 -
67 -
68 -
69 -
70 -
71 -
72 -
73 GT:TX_DIFF_CTRL[2]
74 GT:ENABLE
75 GT:TX_PREEMPHASIS[1]
76 GT:TX_PREEMPHASIS[0]
77 GT:TX_DIFF_CTRL[0]
78 GT:TX_DIFF_CTRL[1]
79 GT:TERMINATION_IMP
GIGABIT.T bittile 1
RowColumn
0
0 GT:ALIGN_COMMA_MSB
1 GT:COMMA_10B_MASK[9]
2 GT:COMMA_10B_MASK[8]
3 GT:COMMA_10B_MASK[7]
4 GT:COMMA_10B_MASK[6]
5 GT:COMMA_10B_MASK[5]
6 GT:COMMA_10B_MASK[4]
7 GT:COMMA_10B_MASK[3]
8 GT:COMMA_10B_MASK[2]
9 GT:COMMA_10B_MASK[1]
10 GT:COMMA_10B_MASK[0]
11 GT:MCOMMA_10B_VALUE[9]
12 GT:MCOMMA_10B_VALUE[8]
13 GT:MCOMMA_10B_VALUE[7]
14 GT:MCOMMA_10B_VALUE[6]
15 GT:MCOMMA_10B_VALUE[5]
16 GT:MCOMMA_10B_VALUE[4]
17 GT:MCOMMA_10B_VALUE[3]
18 GT:MCOMMA_10B_VALUE[2]
19 GT:MCOMMA_10B_VALUE[1]
20 GT:MCOMMA_10B_VALUE[0]
21 -
22 GT:MCOMMA_DETECT
23 GT:PCOMMA_10B_VALUE[9]
24 GT:PCOMMA_10B_VALUE[8]
25 GT:PCOMMA_10B_VALUE[7]
26 GT:PCOMMA_10B_VALUE[6]
27 GT:PCOMMA_10B_VALUE[5]
28 GT:PCOMMA_10B_VALUE[4]
29 GT:PCOMMA_10B_VALUE[3]
30 GT:PCOMMA_10B_VALUE[2]
31 GT:PCOMMA_10B_VALUE[1]
32 GT:PCOMMA_10B_VALUE[0]
33 -
34 GT:PCOMMA_DETECT
35 -
36 GT:CLK_COR_SEQ_1_4[0]
37 GT:CLK_COR_SEQ_1_4[1]
38 GT:CLK_COR_SEQ_1_4[2]
39 GT:CLK_COR_SEQ_1_4[3]
40 GT:CLK_COR_SEQ_1_4[4]
41 GT:CLK_COR_SEQ_1_4[5]
42 GT:CLK_COR_SEQ_1_4[6]
43 GT:CLK_COR_SEQ_1_4[7]
44 GT:CLK_COR_SEQ_1_4[8]
45 GT:CLK_COR_SEQ_1_4[9]
46 GT:CLK_COR_SEQ_1_4[10]
47 GT:CLK_COR_SEQ_1_3[0]
48 GT:CLK_COR_SEQ_1_3[1]
49 GT:CLK_COR_SEQ_1_3[2]
50 GT:CLK_COR_SEQ_1_3[3]
51 GT:CLK_COR_SEQ_1_3[4]
52 GT:CLK_COR_SEQ_1_3[5]
53 GT:CLK_COR_SEQ_1_3[6]
54 GT:CLK_COR_SEQ_1_3[7]
55 GT:CLK_COR_SEQ_1_3[8]
56 GT:CLK_COR_SEQ_1_3[9]
57 GT:CLK_COR_SEQ_1_3[10]
58 GT:CLK_COR_SEQ_1_2[0]
59 GT:CLK_COR_SEQ_1_2[1]
60 GT:CLK_COR_SEQ_1_2[2]
61 GT:CLK_COR_SEQ_1_2[3]
62 GT:CLK_COR_SEQ_1_2[4]
63 GT:CLK_COR_SEQ_1_2[5]
64 GT:CLK_COR_SEQ_1_2[6]
65 GT:CLK_COR_SEQ_1_2[7]
66 GT:CLK_COR_SEQ_1_2[8]
67 GT:CLK_COR_SEQ_1_2[9]
68 GT:CLK_COR_SEQ_1_2[10]
69 GT:CLK_COR_SEQ_1_1[0]
70 GT:CLK_COR_SEQ_1_1[1]
71 GT:CLK_COR_SEQ_1_1[2]
72 GT:CLK_COR_SEQ_1_1[3]
73 GT:CLK_COR_SEQ_1_1[4]
74 GT:CLK_COR_SEQ_1_1[5]
75 GT:CLK_COR_SEQ_1_1[6]
76 GT:CLK_COR_SEQ_1_1[7]
77 GT:CLK_COR_SEQ_1_1[8]
78 GT:CLK_COR_SEQ_1_1[9]
79 GT:CLK_COR_SEQ_1_1[10]
GIGABIT.T bittile 2
RowColumn
0
0 GT:RX_DATA_WIDTH[0]
1 GT:RX_DATA_WIDTH[1]
2 -
3 -
4 GT:CHAN_BOND_MODE[0]
5 GT:CHAN_BOND_MODE[1]
6 GT:CHAN_BOND_OFFSET[0]
7 GT:CHAN_BOND_OFFSET[1]
8 GT:CHAN_BOND_OFFSET[2]
9 GT:CHAN_BOND_OFFSET[3]
10 GT:CLK_CORRECT_USE
11 GT:CLK_COR_INSERT_IDLE_FLAG
12 GT:CLK_COR_KEEP_IDLE
13 GT:CLK_COR_REPEAT_WAIT[0]
14 GT:CLK_COR_REPEAT_WAIT[1]
15 GT:CLK_COR_REPEAT_WAIT[2]
16 GT:CLK_COR_REPEAT_WAIT[3]
17 GT:CLK_COR_REPEAT_WAIT[4]
18 -
19 -
20 -
21 -
22 -
23 GT:CHAN_BOND_ONE_SHOT
24 GT:RX_DECODE_USE
25 GT:RX_BUFFER_USE
26 GT:RX_BUFFER_LIMIT[0]
27 GT:RX_BUFFER_LIMIT[1]
28 GT:RX_BUFFER_LIMIT[2]
29 GT:RX_BUFFER_LIMIT[3]
30 GT:DEC_VALID_COMMA_ONLY
31 GT:DEC_PCOMMA_DETECT
32 GT:DEC_MCOMMA_DETECT
33 GT:CLK_COR_SEQ_LEN[0]
34 GT:CLK_COR_SEQ_LEN[1]
35 GT:CLK_COR_SEQ_2_USE
36 GT:CLK_COR_SEQ_2_4[0]
37 GT:CLK_COR_SEQ_2_4[1]
38 GT:CLK_COR_SEQ_2_4[2]
39 GT:CLK_COR_SEQ_2_4[3]
40 GT:CLK_COR_SEQ_2_4[4]
41 GT:CLK_COR_SEQ_2_4[5]
42 GT:CLK_COR_SEQ_2_4[6]
43 GT:CLK_COR_SEQ_2_4[7]
44 GT:CLK_COR_SEQ_2_4[8]
45 GT:CLK_COR_SEQ_2_4[9]
46 GT:CLK_COR_SEQ_2_4[10]
47 GT:CLK_COR_SEQ_2_3[0]
48 GT:CLK_COR_SEQ_2_3[1]
49 GT:CLK_COR_SEQ_2_3[2]
50 GT:CLK_COR_SEQ_2_3[3]
51 GT:CLK_COR_SEQ_2_3[4]
52 GT:CLK_COR_SEQ_2_3[5]
53 GT:CLK_COR_SEQ_2_3[6]
54 GT:CLK_COR_SEQ_2_3[7]
55 GT:CLK_COR_SEQ_2_3[8]
56 GT:CLK_COR_SEQ_2_3[9]
57 GT:CLK_COR_SEQ_2_3[10]
58 GT:CLK_COR_SEQ_2_2[0]
59 GT:CLK_COR_SEQ_2_2[1]
60 GT:CLK_COR_SEQ_2_2[2]
61 GT:CLK_COR_SEQ_2_2[3]
62 GT:CLK_COR_SEQ_2_2[4]
63 GT:CLK_COR_SEQ_2_2[5]
64 GT:CLK_COR_SEQ_2_2[6]
65 GT:CLK_COR_SEQ_2_2[7]
66 GT:CLK_COR_SEQ_2_2[8]
67 GT:CLK_COR_SEQ_2_2[9]
68 GT:CLK_COR_SEQ_2_2[10]
69 GT:CLK_COR_SEQ_2_1[0]
70 GT:CLK_COR_SEQ_2_1[1]
71 GT:CLK_COR_SEQ_2_1[2]
72 GT:CLK_COR_SEQ_2_1[3]
73 GT:CLK_COR_SEQ_2_1[4]
74 GT:CLK_COR_SEQ_2_1[5]
75 GT:CLK_COR_SEQ_2_1[6]
76 GT:CLK_COR_SEQ_2_1[7]
77 GT:CLK_COR_SEQ_2_1[8]
78 GT:CLK_COR_SEQ_2_1[9]
79 GT:CLK_COR_SEQ_2_1[10]
GIGABIT.T bittile 3
RowColumn
0
0 -
1 -
2 -
3 -
4 -
5 -
6 -
7 -
8 -
9 -
10 -
11 -
12 -
13 -
14 -
15 -
16 -
17 -
18 -
19 -
20 -
21 -
22 -
23 -
24 -
25 -
26 -
27 -
28 -
29 GT:TEST_MODE_1
30 GT:TEST_MODE_2
31 GT:TEST_MODE_3
32 GT:TEST_MODE_4
33 GT:TEST_MODE_5
34 GT:TEST_MODE_6
35 GT:RX_CRC_USE
36 GT:CHAN_BOND_SEQ_1_4[0]
37 GT:CHAN_BOND_SEQ_1_4[1]
38 GT:CHAN_BOND_SEQ_1_4[2]
39 GT:CHAN_BOND_SEQ_1_4[3]
40 GT:CHAN_BOND_SEQ_1_4[4]
41 GT:CHAN_BOND_SEQ_1_4[5]
42 GT:CHAN_BOND_SEQ_1_4[6]
43 GT:CHAN_BOND_SEQ_1_4[7]
44 GT:CHAN_BOND_SEQ_1_4[8]
45 GT:CHAN_BOND_SEQ_1_4[9]
46 GT:CHAN_BOND_SEQ_1_4[10]
47 GT:CHAN_BOND_SEQ_1_3[0]
48 GT:CHAN_BOND_SEQ_1_3[1]
49 GT:CHAN_BOND_SEQ_1_3[2]
50 GT:CHAN_BOND_SEQ_1_3[3]
51 GT:CHAN_BOND_SEQ_1_3[4]
52 GT:CHAN_BOND_SEQ_1_3[5]
53 GT:CHAN_BOND_SEQ_1_3[6]
54 GT:CHAN_BOND_SEQ_1_3[7]
55 GT:CHAN_BOND_SEQ_1_3[8]
56 GT:CHAN_BOND_SEQ_1_3[9]
57 GT:CHAN_BOND_SEQ_1_3[10]
58 GT:CHAN_BOND_SEQ_1_2[0]
59 GT:CHAN_BOND_SEQ_1_2[1]
60 GT:CHAN_BOND_SEQ_1_2[2]
61 GT:CHAN_BOND_SEQ_1_2[3]
62 GT:CHAN_BOND_SEQ_1_2[4]
63 GT:CHAN_BOND_SEQ_1_2[5]
64 GT:CHAN_BOND_SEQ_1_2[6]
65 GT:CHAN_BOND_SEQ_1_2[7]
66 GT:CHAN_BOND_SEQ_1_2[8]
67 GT:CHAN_BOND_SEQ_1_2[9]
68 GT:CHAN_BOND_SEQ_1_2[10]
69 GT:CHAN_BOND_SEQ_1_1[0]
70 GT:CHAN_BOND_SEQ_1_1[1]
71 GT:CHAN_BOND_SEQ_1_1[2]
72 GT:CHAN_BOND_SEQ_1_1[3]
73 GT:CHAN_BOND_SEQ_1_1[4]
74 GT:CHAN_BOND_SEQ_1_1[5]
75 GT:CHAN_BOND_SEQ_1_1[6]
76 GT:CHAN_BOND_SEQ_1_1[7]
77 GT:CHAN_BOND_SEQ_1_1[8]
78 GT:CHAN_BOND_SEQ_1_1[9]
79 GT:CHAN_BOND_SEQ_1_1[10]
GIGABIT.T bittile 4
RowColumn
0
0 -
1 -
2 -
3 -
4 -
5 -
6 -
7 -
8 -
9 -
10 -
11 -
12 -
13 -
14 -
15 -
16 -
17 GT:RX_LOS_THRESHOLD[0]
18 GT:RX_LOS_THRESHOLD[1]
19 GT:RX_LOS_THRESHOLD[2]
20 GT:RX_LOS_INVALID_INCR[0]
21 GT:RX_LOS_INVALID_INCR[1]
22 GT:RX_LOS_INVALID_INCR[2]
23 GT:RX_LOSS_OF_SYNC_FSM
24 GT:CHAN_BOND_LIMIT[0]
25 GT:CHAN_BOND_LIMIT[1]
26 GT:CHAN_BOND_LIMIT[2]
27 GT:CHAN_BOND_LIMIT[3]
28 GT:CHAN_BOND_LIMIT[4]
29 GT:CHAN_BOND_WAIT[0]
30 GT:CHAN_BOND_WAIT[1]
31 GT:CHAN_BOND_WAIT[2]
32 GT:CHAN_BOND_WAIT[3]
33 GT:CHAN_BOND_SEQ_LEN[0]
34 GT:CHAN_BOND_SEQ_LEN[1]
35 GT:CHAN_BOND_SEQ_2_USE
36 GT:CHAN_BOND_SEQ_2_4[0]
37 GT:CHAN_BOND_SEQ_2_4[1]
38 GT:CHAN_BOND_SEQ_2_4[2]
39 GT:CHAN_BOND_SEQ_2_4[3]
40 GT:CHAN_BOND_SEQ_2_4[4]
41 GT:CHAN_BOND_SEQ_2_4[5]
42 GT:CHAN_BOND_SEQ_2_4[6]
43 GT:CHAN_BOND_SEQ_2_4[7]
44 GT:CHAN_BOND_SEQ_2_4[8]
45 GT:CHAN_BOND_SEQ_2_4[9]
46 GT:CHAN_BOND_SEQ_2_4[10]
47 GT:CHAN_BOND_SEQ_2_3[0]
48 GT:CHAN_BOND_SEQ_2_3[1]
49 GT:CHAN_BOND_SEQ_2_3[2]
50 GT:CHAN_BOND_SEQ_2_3[3]
51 GT:CHAN_BOND_SEQ_2_3[4]
52 GT:CHAN_BOND_SEQ_2_3[5]
53 GT:CHAN_BOND_SEQ_2_3[6]
54 GT:CHAN_BOND_SEQ_2_3[7]
55 GT:CHAN_BOND_SEQ_2_3[8]
56 GT:CHAN_BOND_SEQ_2_3[9]
57 GT:CHAN_BOND_SEQ_2_3[10]
58 GT:CHAN_BOND_SEQ_2_2[0]
59 GT:CHAN_BOND_SEQ_2_2[1]
60 GT:CHAN_BOND_SEQ_2_2[2]
61 GT:CHAN_BOND_SEQ_2_2[3]
62 GT:CHAN_BOND_SEQ_2_2[4]
63 GT:CHAN_BOND_SEQ_2_2[5]
64 GT:CHAN_BOND_SEQ_2_2[6]
65 GT:CHAN_BOND_SEQ_2_2[7]
66 GT:CHAN_BOND_SEQ_2_2[8]
67 GT:CHAN_BOND_SEQ_2_2[9]
68 GT:CHAN_BOND_SEQ_2_2[10]
69 GT:CHAN_BOND_SEQ_2_1[0]
70 GT:CHAN_BOND_SEQ_2_1[1]
71 GT:CHAN_BOND_SEQ_2_1[2]
72 GT:CHAN_BOND_SEQ_2_1[3]
73 GT:CHAN_BOND_SEQ_2_1[4]
74 GT:CHAN_BOND_SEQ_2_1[5]
75 GT:CHAN_BOND_SEQ_2_1[6]
76 GT:CHAN_BOND_SEQ_2_1[7]
77 GT:CHAN_BOND_SEQ_2_1[8]
78 GT:CHAN_BOND_SEQ_2_1[9]
79 GT:CHAN_BOND_SEQ_2_1[10]
GT:RX_DATA_WIDTH[2, 0, 1][2, 0, 0]
GT:TX_DATA_WIDTH[0, 0, 1][0, 0, 0]
400
101
210
GT:ALIGN_COMMA_MSB[1, 0, 0]
GT:CHAN_BOND_ONE_SHOT[2, 0, 23]
GT:CHAN_BOND_SEQ_2_USE[4, 0, 35]
GT:CLK_CORRECT_USE[2, 0, 10]
GT:CLK_COR_INSERT_IDLE_FLAG[2, 0, 11]
GT:CLK_COR_KEEP_IDLE[2, 0, 12]
GT:CLK_COR_SEQ_2_USE[2, 0, 35]
GT:DEC_MCOMMA_DETECT[2, 0, 32]
GT:DEC_PCOMMA_DETECT[2, 0, 31]
GT:DEC_VALID_COMMA_ONLY[2, 0, 30]
GT:ENABLE[0, 0, 74]
GT:MCOMMA_DETECT[1, 0, 22]
GT:PCOMMA_DETECT[1, 0, 34]
GT:REF_CLK_V_SEL[0, 0, 2]
GT:RX_BUFFER_USE[2, 0, 25]
GT:RX_CRC_USE[3, 0, 35]
GT:RX_DECODE_USE[2, 0, 24]
GT:RX_LOSS_OF_SYNC_FSM[4, 0, 23]
GT:SERDES_10B[0, 0, 35]
GT:TEST_MODE_1[3, 0, 29]
GT:TEST_MODE_2[3, 0, 30]
GT:TEST_MODE_3[3, 0, 31]
GT:TEST_MODE_4[3, 0, 32]
GT:TEST_MODE_5[3, 0, 33]
GT:TEST_MODE_6[3, 0, 34]
GT:TX_BUFFER_USE[0, 0, 36]
GT:TX_CRC_USE[0, 0, 37]
Non-inverted[0]
GT:CRC_FORMAT[0, 0, 4][0, 0, 3]
USER_MODE00
ETHERNET01
INFINIBAND10
FIBRE_CHAN11
GT:CRC_END_OF_PKT[0, 0, 20][0, 0, 19][0, 0, 18][0, 0, 17][0, 0, 16][0, 0, 15][0, 0, 14][0, 0, 13]
GT:CRC_START_OF_PKT[0, 0, 12][0, 0, 11][0, 0, 10][0, 0, 9][0, 0, 8][0, 0, 7][0, 0, 6][0, 0, 5]
K28_000011100
K28_100111100
K28_201011100
K28_301111100
K28_410011100
K28_510111100
K28_611011100
K23_711110111
K27_711111011
K28_711111100
K29_711111101
K30_711111110
GT:TX_CRC_FORCE_VALUE[0, 0, 45][0, 0, 44][0, 0, 43][0, 0, 42][0, 0, 41][0, 0, 40][0, 0, 39][0, 0, 38]
Non-inverted[7][6][5][4][3][2][1][0]
GT:TX_PREEMPHASIS[0, 0, 75][0, 0, 76]
Non-inverted[1][0]
GT:TX_DIFF_CTRL[0, 0, 73][0, 0, 78][0, 0, 77]
500000
400001
600010
700011
800101
GT:TERMINATION_IMP[0, 0, 79]
500
751
GT:COMMA_10B_MASK[1, 0, 1][1, 0, 2][1, 0, 3][1, 0, 4][1, 0, 5][1, 0, 6][1, 0, 7][1, 0, 8][1, 0, 9][1, 0, 10]
GT:MCOMMA_10B_VALUE[1, 0, 11][1, 0, 12][1, 0, 13][1, 0, 14][1, 0, 15][1, 0, 16][1, 0, 17][1, 0, 18][1, 0, 19][1, 0, 20]
GT:PCOMMA_10B_VALUE[1, 0, 23][1, 0, 24][1, 0, 25][1, 0, 26][1, 0, 27][1, 0, 28][1, 0, 29][1, 0, 30][1, 0, 31][1, 0, 32]
Non-inverted[9][8][7][6][5][4][3][2][1][0]
GT:CHAN_BOND_SEQ_1_1[3, 0, 79][3, 0, 78][3, 0, 77][3, 0, 76][3, 0, 75][3, 0, 74][3, 0, 73][3, 0, 72][3, 0, 71][3, 0, 70][3, 0, 69]
GT:CHAN_BOND_SEQ_1_2[3, 0, 68][3, 0, 67][3, 0, 66][3, 0, 65][3, 0, 64][3, 0, 63][3, 0, 62][3, 0, 61][3, 0, 60][3, 0, 59][3, 0, 58]
GT:CHAN_BOND_SEQ_1_3[3, 0, 57][3, 0, 56][3, 0, 55][3, 0, 54][3, 0, 53][3, 0, 52][3, 0, 51][3, 0, 50][3, 0, 49][3, 0, 48][3, 0, 47]
GT:CHAN_BOND_SEQ_1_4[3, 0, 46][3, 0, 45][3, 0, 44][3, 0, 43][3, 0, 42][3, 0, 41][3, 0, 40][3, 0, 39][3, 0, 38][3, 0, 37][3, 0, 36]
GT:CHAN_BOND_SEQ_2_1[4, 0, 79][4, 0, 78][4, 0, 77][4, 0, 76][4, 0, 75][4, 0, 74][4, 0, 73][4, 0, 72][4, 0, 71][4, 0, 70][4, 0, 69]
GT:CHAN_BOND_SEQ_2_2[4, 0, 68][4, 0, 67][4, 0, 66][4, 0, 65][4, 0, 64][4, 0, 63][4, 0, 62][4, 0, 61][4, 0, 60][4, 0, 59][4, 0, 58]
GT:CHAN_BOND_SEQ_2_3[4, 0, 57][4, 0, 56][4, 0, 55][4, 0, 54][4, 0, 53][4, 0, 52][4, 0, 51][4, 0, 50][4, 0, 49][4, 0, 48][4, 0, 47]
GT:CHAN_BOND_SEQ_2_4[4, 0, 46][4, 0, 45][4, 0, 44][4, 0, 43][4, 0, 42][4, 0, 41][4, 0, 40][4, 0, 39][4, 0, 38][4, 0, 37][4, 0, 36]
GT:CLK_COR_SEQ_1_1[1, 0, 79][1, 0, 78][1, 0, 77][1, 0, 76][1, 0, 75][1, 0, 74][1, 0, 73][1, 0, 72][1, 0, 71][1, 0, 70][1, 0, 69]
GT:CLK_COR_SEQ_1_2[1, 0, 68][1, 0, 67][1, 0, 66][1, 0, 65][1, 0, 64][1, 0, 63][1, 0, 62][1, 0, 61][1, 0, 60][1, 0, 59][1, 0, 58]
GT:CLK_COR_SEQ_1_3[1, 0, 57][1, 0, 56][1, 0, 55][1, 0, 54][1, 0, 53][1, 0, 52][1, 0, 51][1, 0, 50][1, 0, 49][1, 0, 48][1, 0, 47]
GT:CLK_COR_SEQ_1_4[1, 0, 46][1, 0, 45][1, 0, 44][1, 0, 43][1, 0, 42][1, 0, 41][1, 0, 40][1, 0, 39][1, 0, 38][1, 0, 37][1, 0, 36]
GT:CLK_COR_SEQ_2_1[2, 0, 79][2, 0, 78][2, 0, 77][2, 0, 76][2, 0, 75][2, 0, 74][2, 0, 73][2, 0, 72][2, 0, 71][2, 0, 70][2, 0, 69]
GT:CLK_COR_SEQ_2_2[2, 0, 68][2, 0, 67][2, 0, 66][2, 0, 65][2, 0, 64][2, 0, 63][2, 0, 62][2, 0, 61][2, 0, 60][2, 0, 59][2, 0, 58]
GT:CLK_COR_SEQ_2_3[2, 0, 57][2, 0, 56][2, 0, 55][2, 0, 54][2, 0, 53][2, 0, 52][2, 0, 51][2, 0, 50][2, 0, 49][2, 0, 48][2, 0, 47]
GT:CLK_COR_SEQ_2_4[2, 0, 46][2, 0, 45][2, 0, 44][2, 0, 43][2, 0, 42][2, 0, 41][2, 0, 40][2, 0, 39][2, 0, 38][2, 0, 37][2, 0, 36]
Non-inverted[10][9][8][7][6][5][4][3][2][1][0]
GT:CHAN_BOND_MODE[2, 0, 5][2, 0, 4]
NONE00
MASTER01
SLAVE_1_HOP10
SLAVE_2_HOPS11
GT:CHAN_BOND_OFFSET[2, 0, 9][2, 0, 8][2, 0, 7][2, 0, 6]
GT:CHAN_BOND_WAIT[4, 0, 32][4, 0, 31][4, 0, 30][4, 0, 29]
GT:RX_BUFFER_LIMIT[2, 0, 29][2, 0, 28][2, 0, 27][2, 0, 26]
Non-inverted[3][2][1][0]
GT:CHAN_BOND_LIMIT[4, 0, 28][4, 0, 27][4, 0, 26][4, 0, 25][4, 0, 24]
GT:CLK_COR_REPEAT_WAIT[2, 0, 17][2, 0, 16][2, 0, 15][2, 0, 14][2, 0, 13]
Non-inverted[4][3][2][1][0]
GT:CHAN_BOND_SEQ_LEN[4, 0, 34][4, 0, 33]
GT:CLK_COR_SEQ_LEN[2, 0, 34][2, 0, 33]
400
101
210
311
GT:RX_LOS_THRESHOLD[4, 0, 19][4, 0, 18][4, 0, 17]
4000
8001
16010
32011
64100
128101
256110
512111
GT:RX_LOS_INVALID_INCR[4, 0, 22][4, 0, 21][4, 0, 20]
1000
2001
4010
8011
16100
32101
64110
128111